|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
pads layout link 时出现以下txt文档?? 请问各位大概是什么意思? 怎么解决。。。 % X$ h$ n0 u, ?3 B9 c4 d2 v0 l- Y
//////////////////////////////////////////////////////////////////////////////////////////////////0 U8 \. Y, d0 i7 @* ~* w' Z
" G- H% ]# L" i" LPCB Net List Errors Report - A10-EBOX08-0615 .sch - Tue Aug 21 20:50:53 2012
$ ]' W- l3 b+ L3 ] -----------------------------------------------------------------------------
8 K) i- D4 N# I; t" N2 ~9 ] Design to Library Part Consistency Check+ v0 U# Q$ ?$ \# r
----------------------------------------
6 A3 }9 b; {& s( {" I4 Z Part Type CVBS has the following gate pins that do not match to the Library part:0 K: v+ s: e; o, o
(6 1) (4 2) (2 3) (1 4) (3 5) (5 6).
' y: t# E* Y$ ?7 t( u Non matching Part Type CVBS is used by the following parts:1 s# u8 _4 A( g3 v. i
J6.
! L6 k/ V4 }1 a9 H Part Type NJM4580/SO_0 not found in Library - not able to check following parts:- w1 h& e) J4 n r
U4.( o9 F& d1 C5 E8 [2 s- I* d
Part Type C0603 has 1 gates in the design and 0 gates in the Library.
8 L! o T- J* O2 I9 }6 p" ^$ G Non matching Part Type C0603 is used by the following parts:
( A0 @4 b4 X" T+ Y) a& o } C63 C64 C65 C66 C72 C71.! O' i" k/ a/ [
Part Type SH has 1 gates in the design and 0 gates in the Library.8 u0 C) C* i. z; E) ]
Non matching Part Type SH is used by the following parts:" _: @* h+ t1 _9 {2 I! H6 [
SH1 SH2 SH3 SH4.
& ^/ t" d; j. b9 c Part Type IR_MODULE has the following gate pins that do not match to the Library part:$ ^& G" O& [) A5 J( E2 J
(3 1) (1 2) (2 3).
; E$ \2 q4 R! }3 K/ d Non matching Part Type IR_MODULE is used by the following parts:
7 U$ w+ [, z* Q U9.; L3 N/ G2 r$ J- P% U
Part Type R0402 not found in Library - not able to check following parts:
o' q5 D1 `1 a! l$ } R10.
9 a6 }+ ?2 w g$ c! ^- q Single/Zero Pin Net Warnings% B, ^( x! `7 E3 Z0 _* t4 c( Y" k
----------------------------
1 n1 f k" v) D. |, Z Net LRADC0 has less than two pins in PCB net list file.
- |" F. L* X4 K3 h) _; U Net SD3-D3 has less than two pins in PCB net list file.
U8 ]3 C6 V6 Q z# I Net SD3-CMD has less than two pins in PCB net list file.) [1 }6 u4 n% u6 g! G
Net SD3-CLK has less than two pins in PCB net list file.8 B8 g+ C9 l' d5 Q, ]
Net SD3-D0 has less than two pins in PCB net list file.
# f, g5 k: O( K. U4 L Net SD3-D1 has less than two pins in PCB net list file.
0 Y( g7 {% S5 e' I Net SD3-D2 has less than two pins in PCB net list file.
& Z- h: A; d, l- i Net $$$7141 has less than two pins in PCB net list file./ q. ]5 _' z$ ?7 `7 ~. {
Schematic Connectivity Errors
" S9 c$ \ l7 ?) n' h -----------------------------) I/ K2 B( N o- U+ Q
Floating Connections or Subnets
7 c( i% h- j- j' k ECOL
. S+ v9 ?. R/ o8 x, V 14_EMAC X1700 Y7680
+ }- `& L2 g3 ?0 X5 U# WECRS
' O) m' N8 F. T, [ 14_EMAC X1700 Y7880
3 D/ J6 M( ]( |6 v0 M) B tEMDC
, {3 k% s5 D. e: _- |9 { 14_EMAC X1700 Y8680 ) x- H9 P; n* `* \: j
EMDIO
( u6 d c0 M3 Z) p1 U 14_EMAC X1700 Y8480 ' n4 B5 z$ V' c7 t- K0 v
ERXCK7 `5 W7 V. G+ [; b% h
14_EMAC X1700 Y9280
9 l, o0 X& g* P* \! b, D/ dERXD0 k! K/ {( i( H0 J _" Z
14_EMAC X1700 Y102800 W$ N" j! j6 \) A3 @( C
ERXD1
; E3 M! c$ H8 t% }1 B$ N 14_EMAC X1700 Y10480! _% n" a5 M( s( H* G$ I
ERXD2
I* l; ]3 Y* b& v6 N1 K( t( r 14_EMAC X1700 Y10680) |8 d& y X0 V7 U" t
ERXD3+ N7 g4 E1 Y j9 U4 b: ]- k' c
14_EMAC X1700 Y10880: Q' p5 m" {' o+ b j; E, d
ERXDV, S6 r$ Y2 }: C7 d) f+ `- A
14_EMAC X1700 Y& G3 P D+ d/ X$ h
|
|