EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
ISIM仿真内容如下，提示错误：[USF-XSim 62] 'compile' step failed with error(s)while executing 'F:/Camera_HDMI/Vivado/SCCB/SCCB.sim/sim_1/behav/compile.bat'script. Please check that the file has the correct 'read/write/execute'permissions and the Tcl console output for any other possible errors orwarnings.' g6 O! E0 X" \7 t
把实例化sccb_ip去掉就好了，但不知道为什么
- J$ R/ @* Q+ p) J% D9 qmodule sccb_sim( ); reg [15:0] sub_addr; reg [7:0] data_from_cpu; // reg rd_wr,sio_en,sio_c,sio_d; wire [7:0] data_from_slave; initial begin sub_addr[15:0] <= 2'b01_1000; data_from_cpu[7:0] <= 8'd101; rd_wr <= 0; #10000 $finish; end reg clk = 0; always #10 clk <= ~clk; sccb_ip sccb_ip( .clk(clk), .sub_addr(sub_addr), .data_from_cpu(data_from_cpu), // .rd_wr(rd_wr), // .sio_en(sio_en), // .sio_d(sio_d), .sio_c(sio_c), .data_from_slave(data_from_slave) // ); endmodule 源码如下，综合已经通过 module sccb_sim( ); reg [15:0] sub_addr; reg [7:0] data_from_cpu; // reg rd_wr,sio_en,sio_c,sio_d; wire [7:0] data_from_slave; initial begin sub_addr[15:0] <= 2'b01_1000; data_from_cpu[7:0] <= 8'd101; rd_wr <= 0; #10000 $finish; end reg clk = 0; always #10 clk <= ~clk; sccb_ip sccb_ip( .clk(clk), .sub_addr(sub_addr), .data_from_cpu(data_from_cpu), // .rd_wr(rd_wr), // .sio_en(sio_en), // .sio_d(sio_d), .sio_c(sio_c), .data_from_slave(data_from_slave) // ); - G' i8 f4 _6 r0 \
endmodule . x. W/ y$ ]6 R9 z' v. @4 Z
| 
/1 
发表于 2016-5-20 10:43
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！