|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
我画完原理图后,生成网络表,在PCB中导入网络表布局的时候发现这样的问题:两个器件分别放在底层和顶层,但是要重叠放,这样为什么显示绿色的呢?并且进行DRC检查是出现这样的错误:! b3 b9 s$ p/ ?8 @6 }
Violation Net P1.1 is broken into 2 sub-nets. Routed To 0.00%
/ |' \. q; f* E Subnet : JP3-8 & N( Z3 y# o+ P$ j5 s1 \1 q
Subnet : U1-2
J9 N/ V, N i5 j Violation Net P1.0 is broken into 2 sub-nets. Routed To 0.00%
$ q$ h) A8 N) ~" p- s: L, A: [% P; q Subnet : JP3-7
/ Y0 u6 H+ p$ z' Y3 `1 Y+ N Subnet : U1-1
, ]+ U1 Q ~: I p1 G+ V" |0 j* {; d$ i Violation Net P0.4 is broken into 2 sub-nets. Routed To 0.00%
- r+ q. ^2 R [% l( R6 v Subnet : JP2-10
0 @2 ~5 Q. ^3 p9 n! i. F1 y0 I# C Subnet : U1-35 & ] F5 ^. r0 s
Violation Net P0.3 is broken into 2 sub-nets. Routed To 0.00%
0 N0 m" U; K! H$ a Subnet : JP2-8 ( ^5 [4 C. E: Z: I0 ?
Subnet : U1-36
8 C3 M. Z8 `5 |3 @7 y0 {0 `6 [ Violation Net P0.2 is broken into 2 sub-nets. Routed To 0.00%- k' e& `6 k3 ]% J2 m- d
Subnet : JP2-6
1 c8 r+ ?: J; O! V Subnet : U1-37
% l. [, V# ?/ t9 n/ M5 ~* Y/ q Violation Net P0.1 is broken into 2 sub-nets. Routed To 0.00%
; e! L/ y0 |# c( \" i" v0 @9 y Subnet : JP2-4
& i, x, ~: S# Z& i* { Subnet : U1-38 $ b5 A: ^3 h1 Q, C- X) } f2 f
Violation Net P0.0 is broken into 2 sub-nets. Routed To 0.00%
4 H& p5 T. m# \" [3 A f" l5 X Subnet : JP2-2 ( G `7 U; d% k, k) f
Subnet : U1-39 # q0 j3 ^- z- ~+ _+ {- r
Violation Net NetY1_2 is broken into 3 sub-nets. Routed To 0.00%: L! k0 Z$ W& P- E& \( p
Subnet : U1-18 3 T; d5 R& w( M, E
Subnet : Y1-2
2 D4 {& E1 ^; w* B% D5 I- o# l请问这是什么原因啊?需要进行什么设置?谢谢!
3 V" n# Z- }* A: T9 _, e) `图片在附图中:
9 y4 p5 w% K/ b5 u4 C* ?Y1,SW5,SW6,U1在底层,u1在底层,这样画为什么会出现绿色呢?请不吝赐教,谢谢! |
|