急急急……只把+1_8V改成1V8D，其他不变，可是ECO对比后其他地方也有改动，怎么搞？

hijkl · 发表于 2017-3-23 19:34

EDA365欢迎您！

您需要登录才可以下载或查看，没有帐号？注册

x

*PADS-ECO-V9.5-MILS*
*REMARK*  old file: C:\PADS Projects\ecogtmp0.asc
*REMARK*  new file: C:\PADS Projects\ecogtmp1.asc
*REMARK*  created by ECOGEN (Version 6.4v) on 2017/3/23 19:22:32

PART DIFFERENCES
----------------
OLD DESIGN                                     NEW DESIGN
Ref-des Part-type

ecal Ref-des Part-type

ecal
U2 SOT23-5                                     <none>

NET DIFFERENCES
----------------
OLD DESIGN                                     NEW DESIGN
+1_8VD                                           1V8D
N16796437                                        <none>
VTEMP                                           <none>

SWAPPED GATE DIFFERENCES
------------------------
OLD DESIGN                                     NEW DESIGN

SWAPPED PIN DIFFERENCES
------------------------
OLD DESIGN                                     NEW DESIGN

UNMATCHED NET PINS IN OLD DESIGN
--------------------------------
+1_8VD             C19.1 U5.10 R13.2 R12.2 R15.2 R14.2
                  U5.9
+3_3VD             R19.1 C8.2 U2.5
AGND             C8.1 U6.1 C24.1 Q1.2 Q2.2 U2.2
N16796437          U3.1 U2.1 U2.4
VTEMP             U4.2 U2.3

UNMATCHED NET PINS IN NEW DESIGN
--------------------------------

ATTRIBUTE DIFFERENCES
---------------------
Attribute Level [ OLD DESIGN Parent -> NEW DESIGN Parent ]

      Attribute Name          Old Value             New Value