" z$ M* E8 A& o4 R+ C# o
![]()
Xilinx was founded in early 1984 but the company’s first FPGA—the XC2064—was announced on November 1, 1985; that’s nearly 30 years ago. This ur-FPGA was the brainchild of Xilinx co-founder Ross Freeman; it was designed by Bill Carter; fabricated by Seiko in Japan; and marketed by the world’s first fabless IC vendor—Xilinx—as envisioned and co-founded by CEO Bernie Vonderschmitt. The first working devices powered up in September, 1985. Coincidentally, that’s 30 years ago this month. I discovered that it’s surprisingly hard to find one of these early, early programmable-logic devices at today’s Xilinx HQ. It’s surprisingly hard to find someone who even remembers seeing one of these chips in a package.
( k+ j" b' _0 H: o+ aIf I were Doctor Who, I’d jump in my
TARDIS, go back in time 30 years, and pick one up. Alas, I’m not Doctor Who but I do have a TARDIS of sorts.
7 q$ O7 }, s4 K: v+ ^The Internet, this blog, and eBay are my TARDIS.
% p. }- ?9 @4 s& @7 j
3 W/ R6 D9 E5 Q9 x
# z: _# u( A r8 h0 a( H9 H
4 `8 s* B5 D4 `' e
I clicked over to eBay a couple of weeks ago, did a quick search on “Xilinx 2064,” and bingo. There was an unused 48-pin DIP with the unmistakable Xilinx logo for sale by a vendor named “ACP Surplus” in Santa Ana, California. The price was $5.97 plus $5 shipping. (Orignal unit price in 1985: $55 to $80.) The eBay product photo showed a date code from early in 1988 but it’s still the original Bill Carter design, give or take a production tweak or two. A few more mouse clicks and the order was placed.
& p! y( m5 A$ |5 N6 ^- e
Here’s the entire block diagram of that original Xilinx XC2064 FPGA:
( @" S* O5 V( {+ n; ~7 S2 I1 f# S0 o
5 p3 @9 o- y, I( \7 w. y
* ~* ]6 G5 [$ Q% n8 Q0 f; u: J2 A5 L0 Z4 ~+ S
Xilinx XC2064 “Logic Cell Array” Block Diagram
7 ~) f) G! O9 {
/ |. a( X7 G/ s, L- U Y
Note that the configurable logic blocks (logic cells) form a regular 8x8 array—thus the original name for the device, a “Logic Cell Array.” Today, we know the descendants of this ur-programmable-logic-device as FPGAs.
2 m1 f0 m* C) @6 V2 @ D \3 PComparing the specs of the original XC2064 FPGA with the largest FPGA being shipped today, the 20nm Xilinx
Virtex UltraScaleXCVU440, is an eye-opening experience. Here are some key macro-level comparisons:
7 R: Q2 D: b9 j( U, L; l- q! `; Q4 I
, L0 X% q- J, \2 w, g1 h | Xilinx XC2064-33 48-pin DIP | |
Logic Cells | | |
CLB Flip-Flops | | |
Total Block RAM | | |
DSP Slices (GMACs/sec) | | |
Maximum Number of I/O Pins | | |
Differential Multi-Gigabit Transceivers | | |
: g/ J& x C5 P+ q( J5 Z, U
5 ^) h; Q% Q( U4 yWe’ve definitely made some progress in 30 years. Today, you can instantiate complex, sophisticated systems entirely in one of today’s FPGAs and many Xilinx customers do.
0 }; Z9 s) b2 t8 A3 U) ?1 OMy miniature time capsule arrived yesterday by TARDIS post from Southern California:
A' s2 q2 e" x/ O3 r
2 r- r7 r3 B+ D- m, E4 n, h2 ^ A3 S
3 x4 u s( k* ]- q" b1 |4 N. |' B# Q# O6 k9 a8 S/ `: W$ u( ~! T% E
Xilinx XC2064-33 in a 48-pin DIP
/ V; y% j) X# C7 [/ Q- \
- q Q4 D/ n3 T0 t! `1 t' bI certainly don’t plan to plug this antique chip into a system. Instead, I’m going to store it next to a few other artifacts in my warehouse.
3 Q$ M% l* P" P/ s$ [. \2 Q
$ X1 U, z d) ?7 W
% B9 \& x7 o: j. g9 Y2 U, \* }4 q/ ~9 ~* O A