|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 zgyzgy 于 2015-10-10 11:35 编辑 3 B! u, W5 v7 p& D# V3 h
- V1 c1 v1 w- ^* q
昨天刚出来的。。。。。。* ^) ^' h5 x+ y# W
# x% Q! I8 p9 t1 b% {
DATE: 09-31-2015 HOTFIX VERSION: 059% M% I$ H L4 e X7 x s* H
===================================================================================================================================$ b2 j5 H& F5 J4 T( |1 y' o' {
CCRID PRODUCT PRODUCTLEVEL2 TITLE0 ?" Z1 J7 n& W, \
===================================================================================================================================
; Q/ s! u# c% u6 d, R# t* S9 }1181942 SIP_LAYOUT ASSY_RULE_CHECK ADRC reports different results from the spacing set-up
) z$ x: k# K( J' V9 I: v1328452 ALLEGRO_EDITOR INTERACTIV When changing the shape type, Right-click - Next does not work for subsequent changes# }0 `' U% N4 P0 Y
1441502 GRE IFP_INTERACTIVE Design partition cannot be imported./ {& w0 j& j" R
1457920 SIP_LAYOUT OTHER Wire Bond Import is not working correctly with discrete parts
}+ P# n% t: @: b2 W1464865 CONCEPT_HDL CONSTRAINT_MGR For identical nets, topology in DE-HDL CM is different from the topology in PCB Editor CM
2 N. [* ]. p; G' N" \1467365 ALLEGRO_EDITOR OTHER Cadence cshrc for LINUX has an extra space in it.$ a1 _& {" \9 j3 q8 u% ]
1473744 ALLEGRO_EDITOR INTERACTIV The 'Chamfer' function does not work correctly if the second Trim Segment value is specified instead of the first.
( C% u$ z+ k% R- B1475599 SIP_LAYOUT SYMB_EDIT_APPMOD Refresh co-design die of an enlarged die is not placed correctly
9 Q0 }: ]8 ?. x8 Z1476284 CONSTRAINT_MGR OTHER Changes with Tpoint pairing not being propagated to the brd file; ~( L- s6 }- u9 R$ Z% x
1476528 ORBITIO ALLEGRO_SIP_IF While translating a .mcm to OrbitIO, the error 'allegro2orbit.exe has stopped working' is thrown# X! |1 j1 t1 V1 m' o- t
1476855 ALLEGRO_EDITOR DATABASE Trying to import Netlist, getting SPMHNI-194 error5 T1 _$ k, E. ~/ {7 k% h% [
1476920 CONCEPT_HDL OTHER Genview consistently fails in some indeterminant manner.: j0 D5 L2 W& a" _
1478111 F2B DESIGNVARI Hierarchical block variant not shown in testcase with S57 although it was working with 2015 release
- b/ b) ~6 p9 z/ u& j' H* S' X0 U1478225 SIP_LAYOUT DIE_EDITOR IOP incorrectly rotates pins at a co-design die
' f, B' y% e# }$ h+ }# x: n P/ v1478465 SIP_LAYOUT WIREBOND Ability to set default bond wire option to on for wirebond import/export commands$ ^" B0 z( q0 ] \6 c
1478994 SIP_LAYOUT SKILL axlUIMenuChange does not work on Linux
9 G$ e/ D ~4 D9 |* Y1479023 CONSTRAINT_MGR OTHER The cmDiff reports different data when files are reversed in UI
+ r* E6 X7 r! O: h7 b: A/ i( [' b1479785 ORBITIO ALLEGRO_SIP_IF brd file does not get loaded in OrbitIO
' S; `& T+ R6 J1480367 SIG_INTEGRITY OTHER Differential pair extraction SKILL error, 'parseString: argument #1 should be either a string or a symbol'* B+ L: |* }4 D3 y m
1480538 SIP_LAYOUT DIE_EDITOR CTE compensation is limited to 3 decimal places, can that be increased- @3 Y4 }# O5 E, U
1481109 APD MANUFACTURING control Package Design Integrity for snapping the via to pin+ n# p/ |, f5 A6 B$ K; V
1482771 SIP_LAYOUT WIREBOND Fingers and wires cross when moving the guide path+ M; F! d Q. i6 G; R% w E
% I$ C. x, u B5 S9 K$ S$ {0 {
正在下载文件中，稍后分享链接。。。。。。
$ k! C; i2 R9 R7 S! E7 \+ i' G' ]6 i" I& k! _$ C; H y
/ Y% S W& c( @9 n& ?
$ Q# N6 N. H( F4 O9 G3 v. V9 O; R( _4 n, ?& P3 C, y0 h
- C5 R' z6 P9 w+ S) k, _
& i* |1 R6 Y% i H. A3 A* D4 ~ S0 R/ B# [1 d5 u/ {
. p; e$ `4 T7 f, m# n2 l& j6 p3 f9 ?' ~6 C# `! W
http://pan.baidu.com/s/1gdnouNx+ w; @1 N. }* ]0 a: ^) O2 j/ ?
9 Y ]8 I# k8 ^% z% u
3 c; q( [. i7 T8 C) g6 Z9 C
8 y# ?) y! ~, f( [% s2 u/ X; F$ a5 M4 M3 M- t/ q. c
9 n; `6 ^9 B" s1 M3 V) I/ X2 X
% U9 w4 O1 t0 I4 p0 H S5 A' t |
评分
-
查看全部评分
|
/1 
发表于 2015-10-10 09:07
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
