|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
http://www.orcad.nl/patches/Hotfix_SPB16.50.049_wint_1of1.exe( ^0 V1 P. J& O [# j
8 `+ P. w- J7 v" J2 _* ]; g& V9 n) z. V9 q
- x" C4 I9 ]7 z" q$ B2 i
DATE: 10-31-2013 HOTFIX VERSION: 049# ~6 S$ E- V3 p) n( ?" C. c1 W6 `
) O8 M) L( N0 p4 o8 g) [0 F& H
===================================================================================================================================
9 |9 |$ x8 v9 L7 }/ ]
2 J/ z$ L" _: S9 gCCRID PRODUCT PRODUCTLEVEL2 TITLE
7 ~0 V' { }- A7 c) _2 X+ r. k/ o- L1 s( Y9 _
===================================================================================================================================7 A* r& _# z+ g$ H9 ^
6 x: p3 V) w2 [, @8 ~9 D1188193 CONCEPT_HDL CHECKPLUS CheckPlus not recognizing PIN as a base object." I+ _5 m* y" N+ M
3 l; e/ u: D2 v! T9 e1190210 F2B BOM The bomhdl.exe fails - MFC Application has Stopped Working
: C. X3 k% n, P3 W9 s4 Q E) z8 e$ g9 }
1190782 FSP FPGA_SUPPORT Support for Altera > 5SGXEA9N2F45 device. W6 j" ?0 | U: p
' c2 V8 z9 F" B! v0 D% R' t4 D1 k3 S: h
1192916 ALLEGRO_EDITOR EDIT_ETCH Wrong static phase values are shown in the dynamic timing meter for certain Diff pairs compared to CM.0 D9 P# ]9 w5 V' b q: v, L
: Q$ S3 a u7 [0 l1195309 GRE CORE GRE crashing during Plan Spatial.
% G% ~" X @2 R7 c5 m
. |* U5 Q$ @; r% B1195744 APD EDIT_ETCH Diff_Pair routing fails on certain Uvias in the pair.4 S3 I0 [8 s {: u8 [$ ]" J
) c. y( Q& Q! x
1198521 CONCEPT_HDL OTHER Cadence DEHDL issue - Note for Hotfix_SPB16.60.016_wint_1of1
- Q. h7 @) s8 Z1 c6 K
) L2 n; y1 Q/ B, H2 P3 k2 [7 ^ |
|
/1 
发表于 2013-11-18 09:21
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
