|
|
You have module Clock_Generator.v : I" Y5 H& x. H, k' w9 v
with port input [31:0] key_value* E5 b* [7 o, o# \% |. ~
and you set a instance of / z% y9 T3 K4 P" S' o* W
key_scan_jitter key_scan_jitter_inst
+ _, x2 M% d% D ~+ q3 ] (
- c, s& v; J0 }0 ~# z6 s' U% X) w .clk(clk),
) |+ F7 p. v. {# J6 B .rst_n(rst_n),
0 p V: u- P( C6 }& |2 f .key_data(key_data),; h* ?, E2 E$ Q, z2 S( e
.key_flag(key_flag),
, s$ U2 `# C0 h5 x, [ .key_value(key_value)
8 P! n$ N [' C7 I: w );
4 L+ m, `+ K u% H7 L3 I5 XIn module key_scan_jitter.v4 Y; ^ m4 x! u" ~, S0 g
you have output[31:0] key_value7 _8 T1 U( X/ Y9 F2 w' d
6 u6 H' K& f- q$ `% ZSo module have to source of key_value:# x5 i$ X- a2 @5 A6 x
1. From input port (may be 32 pins of chip)
! F/ [6 [, q, z+ n) p" a4 p2. From internal instance key_scan_jitter
4 D+ ?1 b0 t( ]
5 J: W; B5 c |( t0 e0 [% V3 V* DAltera can-t to do short circuit in your module.
- G, c5 b) S( G4 ^ |
|
/1 
发表于 2013-12-20 08:23
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
