|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 pzt648485640 于 2013-10-16 22:11 编辑 5 E' h, c1 y& S- l# A4 p8 j& W P
! J0 t/ f5 Y3 l: ?0 V& E3 ^3 z+ {
下载地址：http://pan.baidu.com/s/1kmHkL
! ^% \+ s8 k9 P2 v! n8 Y* P' o2 ]) }7 w, F, \; N7 W4 }
百度网盘 在hotfix附录里
0 b, R3 j$ R" r9 L1 W
, e+ c4 q! ~3 \" X; [; j, o% G8 Q6 I1 h8 o6 X' T
' j! @( e0 ~+ E! _% ^; ~DATE: 10-10-2013 HOTFIX VERSION: 017. ?, |( b+ k7 p/ j
/ @7 _( i' G6 t" K
===================================================================================================================================
: Z3 A6 I6 o9 U0 m3 X/ P3 [9 x$ r6 F( W- K: i3 f
CCRID PRODUCT PRODUCTLEVEL2 TITLE
- O5 _; F8 o. y+ |
; Q1 z3 E# F0 z0 [$ |===================================================================================================================================
" H3 Y* M7 @9 ~$ d$ _6 U) S
! V2 O' o/ K) ~7 f c6 v, a1 U) S735992 ADW LIB_FLOW Create Test Schematic does not use the correct package type7 T$ T. E c- O3 ^# r* t
X. j9 [. X# R) d4 q9 ~1121403 FSP PROCESS "Assign to Pin" not getting obeyed by Synthesis.$ }0 G8 [7 L! o6 T) e2 f& K
! V) ?$ g2 O2 f! j& V1141844 RF_PCB DISCRETE_LIBX_2A ADS Lib Translation Pin Soldermask/Pastemask missing
/ L- R7 a& g: c) D9 b, `7 |
# j1 N4 y6 C) X# `4 ?1169269 ALLEGRO_EDITOR DRAFTING Dimension placed on package symbol moves to different place when it is placed on brd file.
& { C2 j- j% T6 ^8 A" T8 F: j% O4 v) M% n5 V" @, q* L* T4 M
1170488 ALLEGRO_EDITOR MANUFACT Dimension text(on .psm) move to different position, when it is placed on .brd.2 p# }/ |' U3 z
2 W! m/ S2 D1 _; o# [
1173345 CIS CRYSTAL_REPORTS Crystal Report - Display Parameter dialog for export option+ P, Y# I3 _7 M2 X& y, b: @
6 ?" ~- U. E) K% Y9 e( S0 }
1181759 SCM LVS SCM Crash when doing update all that executing import physical command.# S _7 P- N1 l4 h3 u3 \
# ]3 \9 S1 O" x) f" ?& v( ~# c' E
1182499 ALLEGRO_EDITOR OTHER Step export to include through hole padstacks (all pins and via) drill.
5 L# M( i) m# X3 G( }
/ F: \" C/ k' M6 R2 g5 J3 U$ G1184682 CONCEPT_HDL CONSTRAINT_MGR Net Constraint not transferring to layout from schematic
+ y3 A4 g/ E0 ^+ t C, k- r2 y, M: l3 l* k2 I6 I# w" Y
1185524 F2B PACKAGERXL Enhancement User would like notification of pack_short in pxl.log+ n7 a0 E1 z" o4 f; U1 r6 \
3 r- F, r$ m3 H/ n
1185902 ALLEGRO_EDITOR SHAPE Update shapes dont clear some diffpairs in HF15( H* O- t( ^# T" }+ R- u; u! |
" |6 r, |9 }: a$ D5 ]# ^3 n' l0 v1186152 ADW LRM Part Status for Deleted Part in LRM is distinguished with other part status
f: i$ q! _( m& ]5 m% P( X3 ]; Z: |# r1 l7 k0 i
1186387 ALLEGRO_EDITOR OTHER DXF cannot catch offset value in s047 hotfix.
) ]; U& p: d6 r" n$ l* X* J2 ]% v0 g
1186805 ALLEGRO_EDITOR OTHER Exported STEP file missing multiple components placed on board& ^" M/ m8 V* U' z. d; [/ ?
/ I$ F/ M8 B5 g4 E% K+ B$ `
1186818 ALLEGRO_EDITOR COLOR Custom color not retained during dehilight. y' O* b# r, f4 `
! b! N! e% I! }+ f1 {8 |1187196 CONCEPT_HDL CORE TOC not populating (page 1)3 H: a( }$ l6 W d* @
7 k- N$ G. f4 R
1187667 F2B PACKAGERXL Existing hard LOCATION property in drawing was left unchanged: J e Z j) c! w
: B8 R. m0 [7 `: J- s1188264 ALLEGRO_EDITOR MODULES Some fillets not regenerated in module created from a board file.
% i4 U2 N- l9 c& n& e) |
! l& q4 ]4 f" C2 W1190144 ALLEGRO_EDITOR OTHER Fillet shape is not genrated around cline
}. M# ?* G2 [9 J
! a& D: F2 V( H' t; X1190210 F2B BOM The bomhdl.exe fails - MFC Application has Stopped Working- H" q- b- {, q. |4 i8 } _/ X
5 q6 L" ]' r0 }- h1 e/ T3 @
1190618 ALLEGRO_EDITOR GRAPHICS Enhancement for Visible grid
{, g+ m0 ?$ r; [; i* |) c) I1 K
2 \: P Q6 g$ H# i1190813 ALLEGRO_EDITOR INTERFACES 3rd party netlist file in TEL format fails syntax check but imports successfully
5 P3 v; F) c' n2 Q5 D& h9 {& v. _0 J9 e% _2 M
1190895 ALLEGRO_EDITOR EDIT_ETCH Route delay meter displays violation when sliding diff pair1 M- l+ f% Y/ |3 H
5 U2 R1 b0 f' h( C) A1190908 F2B OTHER DE-HDL aborts if dummy net is being cross-probed from PCB Editor* J2 @0 c# u1 G u
, O3 ?" |; Y4 G1190990 CONCEPT_HDL CORE Mismatch in .csa and .csb files+ t& ^# E' [- h0 t
* v0 b) B" D8 G
1191008 CONCEPT_HDL CORE Remove Binary File feature doesn't work
+ |- q+ U7 E! j+ H* x& D% `) _2 k& O# w. `* t( H' Z! e. I" s
1191514 SCM PACKAGER Packaging error PKG-100; i! J+ a x- j e- n5 H* S+ b9 P
8 q2 O( M2 }0 Y3 E& k1191517 ALLEGRO_EDITOR DRAFTING Metric +tolerance when using dual dimensions is not displayed correctly
: }/ i: k7 y1 c$ }$ a! Z% m
+ P1 ~. {9 v# @2 u1192561 ALLEGRO_EDITOR GRAPHICS Padstack with offset is not showing correctly in the 3D Viewer.
1 S' w, A5 [' z+ \9 C2 {: C l$ n3 M7 _& _' l" _3 U& C/ e
1192916 ALLEGRO_EDITOR EDIT_ETCH Wrong static phase values are shown in the dynamic timing meter for certain Diff pairs compared to CM.
3 B* i2 J5 }6 a& h n3 l7 ]& g! o! o" _# R5 w
1194197 ALLEGRO_EDITOR OTHER Step export to include through hole padstacks.
; f3 c3 x3 Z6 S! w/ A5 I* U1 y+ R5 {& g+ ^2 s+ q/ T
1194239 PSPICE DEHDL Associate Model does not launch from DE-HDL8 v* S/ R: x* a% z. O
/ d1 g* `8 t( @5 C- w, E! @- D1194736 PSPICE SIMULATOR Design causes RPC failure when run consectively4 |7 V6 p9 A5 G1 {0 }* p& m8 T
4 Y3 [5 L/ V) E0 m1195139 ALLEGRO_EDITOR PLACEMENT Components disappears from board file once they moved/ e4 G6 O3 `$ D0 `$ t- e# Z2 d5 n
|
|
/1 
发表于 2013-10-15 10:33
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
