|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
(---------------------------------------------------------------------)9 J; V* }2 I6 y; o
( )
$ [5 W" N/ q) O7 m( Netrev Allegro Import Logic )
, H1 g* H* w; M7 {* a( )* M0 |+ ^) ~4 h4 [
( Drawing : tmt.brd )
2 `- U7 f* ~3 ?8 {( c- c1 [( Software Version : 16.3p004 )
: g5 R4 ], _$ B) J3 S% G( Date/Time : Sun Aug 08 12:12:28 2010 )
# ~/ @1 G. t, M1 K$ C' z( )
( v, s: z: s' J8 T4 J) T(---------------------------------------------------------------------)
2 s! G9 {# v3 z9 o5 @; }
) `: f& o8 X9 [ i( F; R4 Z& \
/ j# V# w, ^% Q# {* ^------ Directives ------
4 j+ u3 L1 e$ l9 t. |# ?
( u# E8 L/ Z( [5 ^6 A* y$ VRIPUP_ETCH FALSE;- e: y ^5 u& Q
RIPUP_SYMBOLS ALWAYS;
7 z7 e& V6 A( m1 U, a' y) e. }Missing symbol has error FALSE;% h- P# l- o! g( F
SCHEMATIC_DIRECTORY 'F:/fuzhitmt';/ J9 ~' B I) C1 [( E
BOARD_DIRECTORY '';
1 Y: u+ [7 k. T* j; |# rOLD_BOARD_NAME 'F:/fuzhitmt/allegro/tmt.brd';
) f7 D8 ^2 B% C) n7 jNEW_BOARD_NAME 'F:/fuzhitmt/allegro/tmt.brd';
& K2 I6 Q! }+ }1 |% G' n0 S7 n; j3 G1 x v4 x2 F2 |* _
CmdLine: netrev -$ -i F:/fuzhitmt -y 1 F:/fuzhitmt/allegro/#Taaaaaa03408.tmp4 Q4 H- V7 V( ~5 }; b) Y9 t
8 S" _# O9 P1 `" w, s% M
------ Preparing to read pst files ------
7 I. p* G) F6 B* k1 X8 c# b# ]
% ?6 b9 n) X; |4 w6 [Starting to read F:/fuzhitmt/pstchip.dat
6 {) j% d9 d6 `7 Y% K Finished reading F:/fuzhitmt/pstchip.dat (00:00:00.21)' |5 J1 T5 Y* q6 \3 @( D
Starting to read F:/fuzhitmt/pstxprt.dat
( D/ l ?( R q+ i7 S3 o7 T6 U Finished reading F:/fuzhitmt/pstxprt.dat (00:00:00.00)) a$ O1 U- w( b" x. O3 ]
Starting to read F:/fuzhitmt/pstxnet.dat + m9 Q5 j6 f3 S/ k% v+ j
Finished reading F:/fuzhitmt/pstxnet.dat (00:00:00.01) ]/ S1 y% ]4 F
, P" y. @, P) F6 z------ Oversights/Warnings/Errors ------
* g" p1 j8 h7 G' O- B# n! D, d( _% m {
+ Q ?# ]- t; i0 q( @: |' P
#1 ERROR(SPMHNI-191): Device/Symbol check error detected.% K$ |) v' Q r! V. p' s
0 k/ ?0 }/ Z4 L# B/ k) E% ^$ GERROR(SPMHNI-195): Symbol 'SOT23-3' for device '2N6988_SOT23-3_2N6988' is missing pin '6'.
$ P, n7 ^, Q0 g+ ?4 S2 Q4 W* R9 ?$ v+ s) t) @% @9 A+ D& b
ERROR(SPMHNI-195): Symbol 'SOT23-3' for device '2N6988_SOT23-3_2N6988' is missing pin '5'.
7 O6 E( h5 X5 _8 F5 _# n* C7 S$ X- E! A2 S
ERROR(SPMHNI-195): Symbol 'SOT23-3' for device '2N6988_SOT23-3_2N6988' is missing pin '7'.
& S/ g8 B8 y. f' ]. c2 C* }$ i
8 _1 ?" l7 h0 m7 o$ x# VERROR(SPMHNI-195): Symbol 'SOT23-3' for device '2N6988_SOT23-3_2N6988' is missing pin '9'.
/ o% @1 a, N3 m; p5 K) {% X% {. t3 n$ o, N% `: ^/ \
ERROR(SPMHNI-195): Symbol 'SOT23-3' for device '2N6988_SOT23-3_2N6988' is missing pin '10'.2 D8 c* Y @6 w0 p# T$ t
4 u, ~7 ~6 c4 x1 J7 n1 dERROR(SPMHNI-195): Symbol 'SOT23-3' for device '2N6988_SOT23-3_2N6988' is missing pin '8'./ ]! C$ j2 ]8 X; e* O- U" L" ~& \1 G
# ^& e/ b; x" B( {3 T# Z4 A" X6 UERROR(SPMHNI-195): Symbol 'SOT23-3' for device '2N6988_SOT23-3_2N6988' is missing pin '13'.! g7 G. g* y* a: s+ _8 T
/ _; \3 V3 L: ?: Q/ t3 J$ y
ERROR(SPMHNI-195): Symbol 'SOT23-3' for device '2N6988_SOT23-3_2N6988' is missing pin '12'.
3 @8 h# U8 T: E+ z9 M- o
% I6 w0 N/ B6 M+ E6 e2 k$ Y3 JERROR(SPMHNI-195): Symbol 'SOT23-3' for device '2N6988_SOT23-3_2N6988' is missing pin '14'.* M9 L5 ?6 Z! j: X9 _& E
8 X9 e% }3 |/ E. P) p% M------ Library Paths ------
3 n6 N1 d. G1 o6 Q# U' DMODULEPATH = . " i7 f6 L* {; V- [* ~( b2 O
D:/Cadence/SPB_16.3/share/local/pcb/modules $ L; S; [$ t0 X7 D
/ y/ _: V: v' r3 E- xPSMPATH = .
/ j" m- }, P0 G9 e" q D symbols
: R! g3 @9 S& a9 [ ..
+ I; k! f/ B8 @% b; a ../symbols 4 {- s* _& W. |$ i- z' {8 a
D:/Cadence/SPB_16.3/share/local/pcb/symbols
3 c' L7 e1 ?2 g D:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols , {! U5 l; N; t! p9 ]) G$ ^; |
D:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols
9 p0 J9 R0 f7 N, Q) x* f9 K& k3 d F:\fengzhuangxinxi\TMT\ 4 f$ D( Q; `1 x
F:\fengzhuangxinxi\TML\ , C/ M; o# C0 s# @
' P' ~0 P- z9 }9 i+ j SPADPATH = .
5 I# F6 F" W- I: X5 ? ~' G+ ` symbols
% ~5 v8 H8 ?0 B' } .. 9 e6 ~. s3 i; I0 d
../symbols
7 \2 J; c+ |! C. u D:/Cadence/SPB_16.3/share/local/pcb/padstacks
! D' K; R$ g: N4 Y- f; _6 g D:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols
* v9 Z0 ~, B) u3 G( |: k; u* m; b; Z D:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols
7 g' N( O8 G3 D; q4 T: |5 h% U# E F:\fengzhuangxinxi\TMT\ ! G9 P1 T8 D( E8 ?4 O6 u4 x: R
F:\fengzhuangxinxi\TML\ 8 V, F2 Y( n/ j4 u: R- \
4 N/ W1 C: H7 s- l6 I- a, @# W0 w# e4 _- K
------ Summary Statistics ------% U/ m9 N. \: l- G! i
& c7 T/ G( x l9 l3 N# W
' E+ {, s! T, _0 Z#2 Run stopped because errors were detected
- S# Q5 [5 `% C# r0 X% s
6 b9 ^# v) ]! U7 t3 i5 D# X. Cnetrev run on Aug 8 12:12:28 2010+ V3 }; m$ d) o/ A
DESIGN NAME : 'TMT'
; o( ]- N; Z, e/ c PACKAGING ON Nov 17 2009 03:09:43
' ^4 V/ t( ^* a8 F8 q
0 U/ W2 c; v$ \7 f6 {, ]/ _ COMPILE 'logic'
9 _4 J4 Q/ r' O9 v7 _ CHECK_PIN_NAMES OFF; Y, b5 f" [2 \1 d$ ~, F
CROSS_REFERENCE OFF
$ d- H8 ?$ }" j( A& |/ h FEEDBACK OFF: Y/ `5 x: A' P4 A% U$ ~7 l
INCREMENTAL OFF& }& _- | Q( j3 S7 \9 K) p" q& [
INTERFACE_TYPE PHYSICAL
7 U2 p* p# A9 R( N& @: T5 f0 t, \ MAX_ERRORS 500
" m: ]2 J6 K Y MERGE_MINIMUM 5. m# q6 [ ?* y, j9 b2 \2 U- E
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
! N9 c4 B$ Z0 ?- c NET_NAME_LENGTH 24( l' L$ z/ F: w1 o5 x$ K9 V4 q
OVERSIGHTS ON+ H- S6 W* a* r' U4 [8 t* q
REPLACE_CHECK OFF' v, I" P4 j7 \8 \ f, H
SINGLE_NODE_NETS ON
) G9 N1 M& I l7 Z: W. j `6 j0 C SPLIT_MINIMUM 0# [9 f' @! x+ y$ A6 ~
SUPPRESS 20# J% l: T1 O5 a4 r9 E' u' E
WARNINGS ON
; |* E( T0 M3 Z* N' Q4 v4 u
9 e# z/ V* o+ O4 v, e 2 errors detected4 E v7 w: K5 u6 e. V
No oversight detected
' Y- k: G! {- H; H) s0 QNo warning detected
4 @; k; O4 e: H9 G# ]: u! Y0 R! \
cpu time 0:02:36& @$ W. n4 r7 F/ ]
elapsed time 0:00:02 |
|