|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
刚接触SQ仿真，遇到如下问题，请高手们不吝赐教：3 _7 ?# j6 Q% @ r1 a
1.将IBIS模型转化为dml格式后，在Signal Model Assignment界面下，赋给芯片相应的模型后，发现芯片有部分管脚使用赋给的模型，而部分管脚却使用系统黙认的模型，这是为什么？编辑模型时，提示错误如下：
# {( R9 i2 v. lmodel Hi3520V100_PBGA768 defines pin Y04 which doesn't exist in component SN2116_V83_FINAL U9
0 F$ C; o1 \4 [7 X9 C/ B4 U7 Kmodel Hi3520V100_PBGA768 defines pin Y03 which doesn't exist in component SN2116_V83_FINAL U9
; D' o) s1 l( cmodel Hi3520V100_PBGA768 defines pin Y02 which doesn't exist in component SN2116_V83_FINAL U95 o0 W' L' E) h* y
model Hi3520V100_PBGA768 defines pin Y01 which doesn't exist in component SN2116_V83_FINAL U9
+ E" p, J) m1 s$ dmodel Hi3520V100_PBGA768 defines pin W04 which doesn't exist in component SN2116_V83_FINAL U90 T) g6 U5 E% M9 g& @, X) `
model Hi3520V100_PBGA768 defines pin W03 which doesn't exist in component SN2116_V83_FINAL U9# e m; o# h+ y
model Hi3520V100_PBGA768 defines pin W02 which doesn't exist in component SN2116_V83_FINAL U9
& K1 {' @7 S% c/ Y（注 该芯片是PGA封装，且厂家提供的PIN管脚是字母加数字的）
; z% \6 i: _; E7 q- x2.提取网络时，在点击Reports查看报告和Waveforms查看波形时，弹出如下警告：
2 n# {! I! S5 G4 L/ z$ xWARNINGS:
) i1 C7 {# B: |2 c! C1 Y- SNo 'V Measurement' is defined in the delay measurement fixture of model ATP8624_SP018W_PCIX. The buffer delay is assumed 0.
+ N: C4 g/ [4 W5 O; `, G9 h, e这是什么原因造成的？会产生什么影响？5 Y& e$ E$ B, v* {& R
再次谢谢大家。 |
|
/1 
发表于 2010-8-13 16:16
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
