|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 drjiachen 于 2010-11-16 22:52 编辑 6 l. S2 S4 V3 [; y' B% O1 S
% u" b, q6 S4 c- v
Power Integrity Analysis and Management for Integrated Circuits (Prentice Hall Modern Semiconductor Design Series' Sub Series: PH Signal Integrity Library) (Hardcover)Raj Nair (Author), Donald Bennett (Author)
3 p) u8 x% ~$ X; g8 e
* y, I% {: Q9 o- n& k+ }% ~) H F4 L
Hardcover: 360 pages Publisher: Prentice Hall; 1 edition (May 3, 2010) Language: English ISBN-10: 0137011229 ISBN-13: 978-0137011223
5 B7 |* p# q- r Y, I; I4 C" wNew Techniques and Tools for Ensuring On-Chip Power Integrity—Down to Nanoscale 6 A( O6 ?/ g( X+ R4 d; }& B6 Z
As chips continue to scale, power integrity issues are introducing unexpected project complexity and cost. In this book, two leading industry innovators thoroughly discuss the power integrity challenges that engineers face in designing at nanoscale levels, introduce new analysis and management techniques for addressing these issues, and provide breakthrough tools for hands-on problem-solving. 3 a8 y' K% G7 C. u. J g% d( }
Raj Nair and Dr. Donald Bennett first provide a complete foundational understanding of power integrity, including ULSI issues, practical aspects of power delivery, and the benefits of a total power integrity approach to optimizing chip physical designs. They introduce advanced power distribution network modeling, design, and analysis techniques that highlight abstraction and physics-based analysis, while also incorporating traditional circuit- and field-solver based approaches. They also present advanced techniques for floorplanning and power integrity management, and help designers anticipate emerging challenges associated with increased integration.
9 n/ N I1 |7 q; _/ @7 X- OThe authors
0 d/ g2 ~& U% d+ o) J! r" w9 R! j7 l7 k& j6 R+ V3 h
! c$ v7 E/ p6 X) O2 {
) S( [( |% ?! b$ c r) `% [& f- u- Systematically explore power integrity implications, analysis, and management for integrated circuits
- Present practical examples and industry best practices for a broad spectrum of chip design applications
- Discuss distributed and high-bandwidth voltage regulation, differential power path design, and the significance of on-chip inductance to power integrity
- Introduce Anasim RLCSim.exe, a powerful new tool for power integrity aware floor planning (downloadable for free at anasim.com/category/software)
- Review both traditional and advanced modeling techniques for integrated circuit power integrity analysis, and introduce continuum modeling
- Explore chip, package and board interactions for power integrity and EMI, and bring together industry best practices and examples
- Introduce advanced concepts for power integrity management, including non-linear capacitance devices, impedance modulation, and active noise regulation
' Z. g8 U& `: l3 z5 F7 T" t% l% F
3 F' [9 N* T( T& \7 o5 i' n* Y
Power Integrity Analysis and Management for Integrated Circuits’ coverage of both fundamentals and advanced techniques will make it indispensable to all engineers responsible for signal integrity, power integrity, hardware, or system design—especially those working at the nanoscale level. : N; K& Z9 x& x* S- p# B- Y
# j+ _- L4 ?3 }. V0 T# {# G
) M H: k* p j$ ]6 o- ^
& ]& L( u6 c# g- eAbout the AuthorRaj Nair is a veteran of the electronics industry and academia with more than 20 years of engineering and research experience, holding over 40 patents in VLSI Design and general electronics. He has engaged in power management and power integrity investigations at the electronic system, circuits, and device levels in his efforts, of which the most notable are his work at Intel Corporation, where he researched and conceived of integrated CMOS voltage regulation for power integrity management for nanoscale microprocessors. Raj founded ComLSI Inc. and Anasim Corp., where he worked on developing advanced, patented techniques and tools for ULSI power integrity analysis and management.
+ v* b; P/ M9 |2 r/ n: W" R6 R
Dr. Donald Bennett, a device physicist and veteran of the semiconductor industry, co-founded Anasim Corp. with Raj Nair. Donald is also the inventor of the patent-pending "Effective Current Density" method facilitating high levels of abstraction and physics based simulations for integrated circuit and system power integrity analysis. Prior to Anasim, he founded QuantumDA Inc., developing and deploying RLCSim, a grid simulation software employing the ECD method.
) Z1 A O1 s! K- w g$ G1 O- s. g* h; ]
Table of ContentsPreface1 [$ O( s8 P" I1 o, o
Chapter 1: Power, Delivering Power, and Integrity
5 A4 L4 V) L; x8 ]9 X! C' [+ U1.1 Electromotive Force (EMF)
/ [9 V! `/ n* d! L5 \1.2 Electrical Power
; y5 j1 y( R! e; l3 u G1.3 Power Delivery
( ^$ h }9 U% N) A/ G$ f0 ]1.4 Power Integrity (PI): y7 |# E4 c& P
1.5 Exercises
& q) g8 o/ ^* e5 p lReferences
4 e8 R' C, H+ u* _3 w8 v. Y4 Y% l7 Z* m* M" A9 T* A ~1 q
Chapter 2: Ultra Large Scale Integration and Power Challenges
3 Y* O* V: @+ S, N2.1 Exponential integration and semiconductor scaling2 s5 F+ c+ J, `; R% {
2.2 Power and energy consumption
0 s4 M- X8 Y% v2 q9 G4 R2 G6 B( N2.3 Power, heat, and power integrity challenges L6 |! q% f; E0 z* E; Z& r2 J
2.4 Exercises
* ]. m$ e7 [. A( \References% g4 }5 R9 _9 B6 u* o0 m3 I& d' Y
: k% ]: j* A: f9 s) @! ~$ c
Chapter 3: IC Power Integrity and Optimal Power Delivery
; J4 `; P3 u3 L* R. X3.1 Power transfer and efficiency+ ^: }$ V9 b% l
3.2 Optimal IC power delivery: on-chip inductance and grid design
% N, [: D1 b- Q$ A s9 ?3.3 Power grid cost factor tradeoff analysis and design4 k( e7 Z- Q% F% J$ j ~0 a' T
3.4 Exercises b- o: j( z1 K G
References
# Q) d8 u- [0 j
3 Q c: f3 G5 k- M+ J7 D/ B8 OChapter 4: Early Power Integrity Analysis and Abstraction
M- T7 v7 s; Z W; b- V+ o4.1 Process, voltage, and temperature: design verification space- K- k! S7 ~' j0 P. p* f
4.2 Back-end and front-end PI analysis+ [9 {& |& X7 p8 i& ^* {0 k
4.3 Simulation environment for models of high abstraction levels+ E$ R8 L5 Z+ Q* e+ V
4.4 Abstraction and PI analysis examples. q! h5 f- x$ S! H- x7 ^
4.5 Summary and enhancements
+ r2 n3 W2 d% C% M, |4.6 Exercises/ M c5 v" n% r+ f
References
4 Y0 [2 E, y* _& \/ m4 U5 Y1 T4 f- }$ l$ c/ F+ ^
Chapter 5: Power Integrity and EMI/EMC Integration
% P$ m5 B" P6 Q2 P7 A5.1 Introduction6 K3 j9 T" w& N3 P* x! U0 Q% P
5.2 Analysis of Noise Generation and Propagation through Power Distribution Network
` G. \. b8 Y# s- B2 Z& D/ O' f3 } H5.3 Modeling of decoupling capacitors for noise mitigation in a PDN9 D6 h1 E. Y2 l9 s2 r# q9 a" D
5.4 Current design methodology of power delivery networks: Y* z% H3 f: x& P, O+ R8 q; N3 w
5.5 Modeling methodologies
+ b( y3 K6 E2 j9 N5.6 Numerical methods
7 L: n) q# A! {+ L3 h/ M5.7 Power/Signal delivery analysis tools and limitations1 }8 X% E* F' i. A! l
5.8 Power integrity aware electromagnetic interference (EMI) analysis9 S' d4 G, Q0 E9 W/ V! a( ]
5.9 Strengths and limitations of exiting early EMI methodologies
& K% F9 C# a5 U) |5.10 Early power integrity-aware EMI modeling and analysis flow
1 B6 V. h% `4 A2 U! V, Y! F' C5.11 SI, PI, and EMI summary
& x( ?/ z7 {9 H. q* n1 X% Q5.12 Exercises
- a& T) H+ P- zReferences$ L e- p7 u/ _9 t, g6 ^
. P5 b+ l& a- v& T: C3 n
Chapter 6: Power Distribution Modeling and Integrity Analysis( u9 d3 U; h3 s+ ]9 H
6.1 Introduction3 J5 y; |% k1 }) M# b
6.2 Modeling of a power distribution grid* _+ \7 K% \- k; d) M
6.3 Numerical analysis of a power distribution model, g$ t: h( I8 ~- N& \6 W q
6.4 Differential and common-mode noise# u8 b% g4 c- D
6.5 Verification and error analysis
5 N ?$ f) |0 J$ D* z9 d" X+ w9 b& z6.6 Modeling of on-chip bus switching current8 e6 I% ^$ d3 D( R3 M) ]
6.7 Verification of bus model, L2 q$ Q. j9 \: Z( D: H+ ], U. e$ k
6.8 Bus skewing to reduce power distribution noise4 C4 T6 V. s/ m2 M
6.9 Case study: Reduction of power distribution noise1 r* U* U5 U& j& x4 j
6.10 Exercises: U# D' |& o- B( w/ U) f+ I# d
6.11 Appendix: Coefficients for equation (6-37)+ x8 X% v" t2 s6 G8 O
References
7 g+ z) I, {* S; n0 I8 }& u: r
' a$ ~& \+ s( ~) SChapter 7: Effective Current Density and Continuum Models, b( ?6 e/ Q( j
7.1 Circuit and model simplification$ l0 S6 _: r* v0 R, T) {
7.2 Definition of effective current density
1 G# c; ? T0 E8 F7 B+ X! G7.3 Effective current density and virtual currents3 E0 e p* z: v6 K2 S
7.4 Symmetry in networs containing conductors, insulators, and other components
2 n/ r% z$ Q$ p7.5 A continuum model employing ECD
2 U( U, E; }- r, e* K% g8 F; V7.6 Practical application of a continuum-based simulator to IC floor planning# h0 l y* y9 z
7.7 Continuum models compared to SPICE models7 r. Y, U0 i* \
7.8 Model enhancement for nanoscale CMOS integrated circuits
6 B& e: C$ G. g7 N4 ~; ?' B7.9 Exercises
. J( `( ?" }4 A" m4 w; Y" QReferences" Z6 {0 U* \/ Z) {
( [3 S2 U. ~+ Q5 p
Chapter 8: Power Integrity Aware Floor Planning and Design! F7 v2 U6 J. k3 p. N2 H0 Z
8.1 Design for Power Integrity: Nanometer era considerations4 y" j' T" X1 z2 x! ^# L
8.2 Design for power integrity: Techniques
0 H; X! B2 O; p9 x8.3 Power management and power integrity* W# X/ v! w6 ]* y; P* `( |
References
- m& }1 F% p# f' u
7 {+ x- \, b: I9 L& E+ zChapter 9: Power Integrity Management in Chips and Systems
?( t3 v' v8 ]% k9.1 Chip-level PI management
3 y' N/ D) ?) O: {9 V9.2 System and package-level PI management
& N3 U* c' d7 Q# `) Q9.3 Exercises( C. A! V* e8 p7 d. b
References
' z0 ^7 f. t( {) S0 S9 \9 c- t0 \; D2 v( {& B5 q6 }( R
Chapter 10: Integration Trends, Challenges, and Power/Integrity Management3 }! v' s% Q. U4 I
10.1 Chip-level integration2 A3 R$ V$ P6 q; v& r
10.2 Package-level integration: n8 P2 o% A* f2 X; W' y f2 ?
10.3 Integration trend for power integrity management components- U! k& [, [* Z" O/ l: e# A) W
References: F7 o( ~$ |& A) {% m) d& k* y
0 p- q* g3 d! X; E/ |. n3 j% ?3 }
3 d; p1 N3 S5 l4 o4 r; z8 W& C$ M
|
评分
-
查看全部评分
|
[复制链接]
/1 
发表于 2010-11-16 22:50
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
