更新如下* E6 r, L$ @7 E- f) f1 A3 J
DATE: 01-15-2016 HOTFIX VERSION: 0630 {. _4 G# |4 Z3 E- h/ m
===================================================================================================================================7 ?4 J5 S* F% X2 e
CCRID PRODUCT PRODUCTLEVEL2 TITLE9 d3 c H. P: W; T6 ^# L3 ?' U
===================================================================================================================================
0 [: G5 T* Q; o+ j' ?1472414 ALLEGRO_EDITOR SCHEM_FTB netrev changes pin-shape spacing rulein constraint region2 h. `. s8 V1 H" s
1494194 CONCEPT_HDL CORE Random display of the'PHYS_NET_NAME' property in hierarchical designs& Y; b$ G7 O, g+ H, f0 C% S* E
1500190 ALLEGRO_EDITOR EDIT_ETCH Snake Router Creates Line-to-Line DRCs
' l+ s2 y+ `0 a' ]1 Y Z; e, f1501093 SIP_LAYOUT OTHER Package design variant showswirebonds connected to a die which is not part of the variant
# Y" S8 |. C6 }, t W1509184 ALLEGRO_EDITOR DATABASE BB vias in mirror have terminal padssuppressed by artwork9 I9 z9 k e7 K+ L- a
1511397 SIP_LAYOUT TECHFILE Tech file exported from release 16.5cannot be reused in SiP Layout in 16.5 or 16.68 i7 g2 e7 {/ T
1511744 ALLEGRO_EDITOR OTHER Allegro PCB Editor removes propertyfrom component instance
% Z/ v: d% {& ^' R# F1511761 SIG_INTEGRITY OTHER Allegro PCB Editor crashes onrunning the cns_show command.
* O; v3 p9 L6 F5 V1511787 ALLEGRO_EDITOR INTERFACES IPC-2581 not exporting overlappingshapes correctly.
9 I4 x( c1 C+ b$ @; L& s1512071 ALLEGRO_EDITOR OTHER The color of 'SHAPE PROBLEMS'subclass is reflected in the color of 'NCLEGEND-1-4' subclass when executingPDF out9 A0 |0 [) B! C0 Q; N1 A
1513085 CONCEPT_HDL CORE NC pins combine with NC_1 androuted as one net in Allegro PCB Editor' G R$ u6 l+ {1 i6 W% q4 R
1514469 CONCEPT_HDL CORE Unable to get rid of an underscorefrom the PHYS_NET_NAME property
1 m+ h- e* t9 S5 p4 l1 ^" u1515318 PCB_LIBRARIAN IMPORT_EXPORT Import Pin Table: 'CTRL + C' and 'CTRL + V'not working correctly# c T, k" Q( Q/ ?# q
1516093 ALLEGRO_EDITOR PADS_IN Pads library translator does nottranslate slot orientation
8 q- T( l- \- m: ?* C- E# A1517351 CONCEPT_HDL CORE Genview does not update anexisting split symbol
. X- G8 q( U9 l! Y' L+ x* J1518032 CONCEPT_HDL SECTION How to get rid of error 'SPCOCN-2009- Symbol has the SEC property but the required SEC_TYPE property is missing.'
, h3 i4 h* W V0 m1518724 PCB_LIBRARIAN PTF_EDITOR PTF Editor is not saving changes
/ i0 a& f+ Q3 Y+ e1519518 CONCEPT_HDL OTHER Genview does not generate splitsymbols
+ l# B! L" s+ f$ s$ w1519623 CONCEPT_HDL CORE Differential pair added to aNetClass does not display 'NET_PHYSICAL_TYPE' on the canvas
% \ B5 T; ?) F! Q' _/ K1520207 CONCEPT_HDL CORE Genview crashes after renamingports