|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
set ads_autosaverevs = 0% B3 W! o; ?' p+ @
set ads_boardrevs = 10 F/ V, A8 |& K( x6 d+ V0 d
set ads_dbext = brd" l. G& K8 }/ Q8 z' B( M' A* k
set ads_logrevs = 4
& s$ J) l5 D' Rset ads_materialname = materials
" l k6 n+ n/ V9 mset ads_msgname = allegro
5 v: d# g6 R, u" i0 Cset ads_norevs = 1 O2 S; Q; x/ _& @( D. E# i
set ads_textrevs = 2
4 Q/ ~5 h9 e' @& r' e; Nset adsboardpath = E:/working/tr5 .
/ W$ w/ `8 a1 u' s& m1 L. hset adspath = . C:/Cadence/SPB_16.6/share/pcb/text
, p j3 Z0 |! ^; |set alibpath = C:/Cadence/SPB_16.6/share/pcb/pcb_lib
0 z( L$ o5 {' z3 ?& W' l1 ~set allegro_brd2odb = C:\MentorGraphics\Allegro Export ODB++
# b1 y2 F+ Z e2 E/ ?& Wset allegro_dynam_timing_fixedpos =
+ M1 c8 u, p' U$ ~) Bset allegro_install_dir = C:/Cadence/SPB_16.6/share/pcb, D' w' \) x8 \
set allegro_install_dll = C:/Cadence/SPB_16.6/tools/pcb/bin* B+ `6 r* z O
set allegro_install_root = C:/Cadence/SPB_16.64 L5 ~: u9 b& s- ^5 R3 E
set allegro_install_tools = C:/Cadence/SPB_16.6/tools/pcb0 g/ ^2 Z- i' R3 k( R
set allegro_site = C:/Cadence/SPB_16.6/share/local/pcb6 f N/ ?1 _5 b& D: s
set allegro_type = pcb j0 M5 N. e& N; _. c
set allusersprofile = C:\ProgramData. N: u3 S e* P# ~ o7 m
set ansifont = ansifont# Y+ k7 G) {9 Z
set appdata = C:\Users\chenmaojie\AppData\Roaming
0 [' b* R9 S, zset aptpath = . ..
$ }: s8 n* E: P% A A6 i2 b5 Wset artpath = . .." W3 u \: x+ J
set artwork_no_unit_warn =
! F! X8 G3 |2 L( [& ?! ~! [' Gset autosave = 3 [- Q. S! r: w6 V
set autosave_time = 10
) k% u$ J' N+ k+ V/ bset base = E:/working/tr5' \& V% I3 A- H7 z. B$ X
set batchhelppath = . C:/Cadence/SPB_16.6/share/pcb/batchhelp
. u) o: U( S( L6 b, nset bmppath = . C:/Cadence/SPB_16.6/share/local/pcb/icons C:/Cadence/SPB_16.6/share/pcb/text/icons2 Z6 b1 |$ A; e" A6 S" [& R0 a
set brd_dbext = brd
, `/ _2 Q0 `3 j( |0 m7 O) dset brd_mcm_tech = EXT=brd:EXTALT=mcm;tech:MSG=BRD/MCM/TECH:TITLE=Select a BRD/MCM/TECH file:
) [1 _; Z4 K( m8 m, ~set caetbin = C:\adiva\bin
; _5 I( l2 i2 P+ w( xset caetdata = C:\adiva\data
- B& B0 j% b% e* `set caethelp = C:\adiva\manual" v+ N; K( w! f
set cds_lic_file = 5280@chmj& ]/ f8 A O+ Q/ L$ T: q; {
set cds_lic_only = 15 f( @+ W- o* a- E
set cds_sis_msglog_key = SISMsgLog2 x8 j- U% H4 G! {( a4 M
set cds_site = C:/Cadence/SPB_16.6/share/local. C% N0 O& o3 U d( r5 n
set cdsdoc = algcmdref
" k% Q/ f' b7 _8 {- A& v s; Eset cdsplat = wint1 ~* ^0 w: n) C- P" L. i$ A& R
set cdsroot = C:\Cadence\SPB_16.6% s" u' Y# X! F/ e- t% z
set cdsversion = 16.65 L6 S5 Z1 r; ] C' D; I
set chdl_lib_inst_dir = C:\Cadence\SPB_16.69 c' F4 d. X! C. n
set cio_dbext = cio
& a; g1 f3 T( B x* D' `1 sset class = BOARD GEOMETRY( S, E, F3 L% u* g7 j/ \6 z
set clippath = .
- n# a( R/ w- ]* L6 L" L9 W' Iset commonprogramfiles = C:\Program Files (x86)\Common Files; @5 d* B! {. `1 r* }
set commonprogramfiles(x86) = C:\Program Files (x86)\Common Files/ i* O3 p0 u. V2 a k. H1 e3 v
set commonprogramw6432 = C:\Program Files\Common Files, ^, n. D, y _ u; ?
set compalib = C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols* @$ m0 o3 ~, c/ c
set complibpath = C:/Cadence/SPB_16.6/share/pcb/allegrolib* W/ ]/ d0 l- q" y9 o, q; y, g
set computername = CHMJ
2 a! H W0 r4 k8 Q3 fset comspec = C:\Windows\system32\cmd.exe
6 S, K5 _6 c$ G; h) ^4 R7 Jset concept_inst_dir = C:\Cadence\SPB_16.60 k/ N" {, F. g( W3 s0 ?# ?$ m
set cwd = E:/working/tr5( q0 w( M0 r F3 M+ _. F+ G8 J
set dclpath = . .. C:/Cadence/SPB_16.6/share/pcb/pcb_lib C:/Cadence/SPB_16.6/share/pcb/allegrolib9 l& U( I/ ^9 I
set devpath = D:\Allegro_LIB\Allegro_LIB\: T6 l! P- N1 E+ n* L: }) k/ \ g
set dfaauditpath = . C:/Cadence/SPB_16.6/share/local/pcb/assembly C:/Cadence/SPB_16.6/share/pcb/assembly
' [2 `3 P- g9 D1 z# ^( k8 k: Xset dfacnspath = . dfa .. ../dfa C:/Cadence/SPB_16.6/share/local/pcb/dfa/ a$ S1 i; `. ^# U; M5 r- X* E& ^
set display_backingstore = on
- F! _& n3 D1 `8 H' q+ ^! [set display_nohilitefont = # F: L+ ^2 Q* j( @) M* a
set display_norepair = rats9 q: q9 s: n, e5 p2 G% W. Z
set display_shapefill = 4+ U. E3 }5 I7 J1 J- e0 u: ~
set display_shapefill_analysis = 2! S$ Z( K8 R, U9 R* Z
set dpm_dbext = dpm1 q$ t, O6 e" S% J$ } Y
set dps_dbext = dps
7 C d4 w5 l4 d5 v2 Q0 qset drawing_4mils = 5 D% i9 [/ g8 i1 y# ]
set drc_diff_pair_overide = 0) f, {) a& Z4 Q' A
set envpath = C:/Users/chenmaojie/AppData/Roaming/SPB_Data/pcbenv C:/Cadence/SPB_16.6/share/pcb/text3 L" S* m d( ]9 n+ b
set ext_artwork = art8 t( X8 S2 u8 j
set ext_drill = drl
9 t3 Z- C* M5 M! \0 ?- [) y* Wset film_nosort = 3 f: J1 T( k3 S, ~" q& z
set formpath = . C:/Cadence/SPB_16.6/share/local/pcb/forms C:/Cadence/SPB_16.6/share/pcb/text/forms% \, C1 A0 y. d7 A% \
set fp_no_host_check = NO' |6 q9 J' w4 ^) F! ]) W9 Z
set global = C:/Cadence/SPB_16.6/share/pcb/text2 O+ T+ v: z1 v8 L2 a! q
set globalpath = . C:/Cadence/SPB_16.6/share/pcb/text: i, G2 K% J% z8 ?1 W7 a, u& T4 Y
set helppath = . C:/Cadence/SPB_16.6/share/pcb/help C:/Cadence/SPB_16.6/share/pcb/text/help" |3 O8 j9 }! h* z
set home = C:/Users/chenmaojie/AppData/Roaming/SPB_Data2 _5 P5 H. F) W. M M
set homedrive = C:
2 Y" C) s4 K! }set homepath = \Users\chenmaojie6 v$ O8 _9 B3 G7 V; h- _" Y* X
set ignore_popup_action = # N* K+ p9 G- o; T9 H
set imagepath = . C:/Cadence/SPB_16.6/share/pcb/examples/image- v/ W9 a' u# I6 \6 Y7 e
set kanjifont1 = kanjifont1* ~! }+ m# o; V0 U1 i
set kanjifont2 = kanjifont2
. g$ ~6 o6 o" X) C' i1 f: w, T& aset kanjifontpath = . C:/Cadence/SPB_16.6/share/pcb/text/fonts/kanji
1 z' Q( p* T0 _6 X- ]set ldfpath = .
! K+ F6 u9 W1 [4 ^* ?3 ^* A+ cset localappdata = C:\Users\chenmaojie\AppData\Local
, o1 b: t% ?2 S0 d4 M( u0 Yset localenv = C:/Users/chenmaojie/AppData/Roaming/SPB_Data/pcbenv
7 w8 Y# C* g1 W( `4 K% s1 O' U& Nset localpath = . C:/Users/chenmaojie/AppData/Roaming/SPB_Data/pcbenv C:/Cadence/SPB_16.6/share/local/pcb . C:/Cadence/SPB_16.6/share/pcb/text6 z% K4 _0 I, I/ K* W
set logonserver = \\CHMJ! z% p- s% y- {% e
set materialpath = . C:/Users/chenmaojie/AppData/Roaming/SPB_Data/pcbenv C:/Cadence/SPB_16.6/share/local/pcb C:/Cadence/SPB_16.6/share/pcb/text
3 y7 A4 Z: h5 z- W/ Bset mcm_dbext = mcm
# H. [9 D' ?, O p; J+ Jset menuload = allegro
9 N$ ^& F4 C% }set menupath = . C:/Cadence/SPB_16.6/share/local/pcb/menus C:/Cadence/SPB_16.6/share/pcb/text/cuimenus' _ Y3 r& @) m/ D; D* _/ e
set module = TR5_A0.brd
4 z& W" e Q$ ^2 vset modulepath = . C:/Cadence/SPB_16.6/share/local/pcb/modules
$ B6 R* \+ k; d9 M' d% X- ^set ncdpath = . .. C:/Cadence/SPB_16.6/share/local/pcb/nclegend C:/Cadence/SPB_16.6/share/pcb/text/nclegend4 s) j* }" C6 G3 }
set noshow_current_selections = ' g3 e* V' D. G' C# p7 R+ c5 ?
set number_of_processors = 4* ]) E) x& v# v' @
set oa_plugin_path = C:\Cadence\SPB_16.6\Share\oaPlugIns- R1 g j0 l, H* q
set os = Windows_NT6 p- q3 o0 k0 b/ Y% i
set padpath = E:\layout working\SPO2 WITH MFI\SPO2 LIB\ D:\ALLEGRO\ E:\LAYOUT WORKING\PACKAGE\1394\ E:\LAYOUT WORKING\PACKAGE\11.10\
R, f* _' t3 a9 qset path = C:\MentorGraphics\Allegro Export ODB++\nv\bin C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common C:\Windows\system32 C:\Windows C:\Windows\System32\Wbem C:\Windows\System32\WindowsPowerShell\v1.0\ C:\Program Files (x86)\WinMerge C:\Program Files\TortoiseSVN\bin C:\Program Files (x86)\Skype\Phone\ C:\Cadence\SPB_16.6\openaccess\bin\win32\opt C:\Cadence\SPB_16.6\tools\capture C:\Cadence\SPB_16.6\tools\pspice C:\Cadence\SPB_16.6\tools\specctra\bin C:\Cadence\SPB_16.6\tools\fet\bin C:\Cadence\SPB_16.6\tools\libutil\bin C:\Cadence\SPB_16.6\tools\bin C:\Cadence\SPB_16.6\tools\pcb\bin
* h+ f$ s8 a( i! I0 H$ L0 iset pathext = .COM .EXE .BAT .CMD .VBS .VBE .JS .JSE .WSF .WSH .MSC
: N' B" i, g% m5 I- Fset pcb_cursor = cross. p9 I) j: M5 B4 e$ Y6 n- ]4 R
set pcell_lib_path = C:/Cadence/SPB_16.6/share/local/pcb/../../rfsip/sip_pcells . sip_pcells .. ../sip_pcells1 K& Z% w- ~) R7 T( Z `9 d
set pdfpath = . C:/Cadence/SPB_16.6/share/pcb/help/pdf
* g" {$ J6 h! u( v6 @9 J% [6 B! uset pm_cmdmap = allegro
1 L& }$ c _5 j6 W, j% Z5 Dset prfeditpath = . configure/prfedit C:/Users/chenmaojie/AppData/Roaming/SPB_Data/pcbenv/configure/prfedit C:/Cadence/SPB_16.6/share/pcb/configure/prfedit
* K) u0 m x5 I; _2 y, l7 I8 yset processor_architecture = x86
8 x# S& z0 a* b. P# U" Lset processor_architew6432 = AMD64( @+ e/ W3 T# X
set processor_identifier = Intel64 Family 6 Model 37 Stepping 5, GenuineIntel" u5 T1 U |8 |/ c" {* J
set processor_level = 6; l$ M* s6 J! b* j# E
set processor_revision = 2505
6 t/ w4 x. r! a' Q1 ?set programdata = C:\ProgramData# |; s, z% n' l' p0 B2 c2 v
set programfiles = C:\Program Files (x86)
# h. g) B" z2 e3 ]0 c4 Pset programfiles(x86) = C:\Program Files (x86)2 t. E7 J% z# @& q/ J
set programw6432 = C:\Program Files
, W% O/ u# H& Mset psmodulepath = C:\Windows\system32\WindowsPowerShell\v1.0\Modules\
# q- N+ J$ v2 Vset psmpath = E:\layout working\SPO2 WITH MFI\SPO2 LIB\ D:\ALLEGRO\ E:\LAYOUT WORKING\PACKAGE\1394\ E:\layout working\package\11.10\. V' p4 }1 ]6 }$ E: H3 k6 X- P
set public = C:\Users\Public, x, [) g+ f2 x1 k
set roaminc = 966 k$ }0 o! U# Z$ R) F- o3 e! R
set scfpath = . scfs .. ../scfs
0 V7 B$ X* ~) d2 Lset scriptpath = . C:/Cadence/SPB_16.6/share/local/pcb/scripts C:/Cadence/SPB_16.6/share/pcb/text/script, _' l) v2 G* i/ {3 N% w9 f+ L
set sessionname = Console
' b1 [( h8 P5 ~& uset si_model_path = .
, C% m* C) e5 m$ i( E- V/ _) Sset signal_install_dir = C:/Cadence/SPB_16.6/share/pcb/signal: A* u `# P7 G* d4 `# N
set signal_optlib_dir = C:/Cadence/SPB_16.6/share/pcb/signal/optlib) B: b2 j8 v) q, Q
set signoisepath = . C:/Users/chenmaojie/AppData/Roaming/SPB_Data/pcbenv C:/Cadence/SPB_16.6/share/local/pcb/signal C:/Cadence/SPB_16.6/share/pcb/signal C:/Cadence/SPB_16.6/share/pcb/signal/optlib C:/Cadence/SPB_16.6/share/pcb/text
+ o" n/ P8 F8 jset sip_dbext = sip. k6 f" {+ y5 Z0 k
set slide_arcs =
2 P; L: \- O6 xset sproutepath = C:/Cadence/SPB_16.6/share/pcb/configure/sproute
, [. s9 w; ]7 t) F8 G/ fset subclass = OUTLINE
3 n# q* K( a0 L: d, Y+ v7 i2 qset systemdrive = C:
# S1 N: O, k8 q9 xset systemroot = C:\Windows. u% Q& O% }% ?+ Z
set techpath = . C:/Cadence/SPB_16.6/share/local/pcb/tech C:/Cadence/SPB_16.6/share/pcb/text/tech
/ [0 d6 n) g8 C" y' Jset telenv = C:/Cadence/SPB_16.6/share/pcb/text/env$ w& X5 Y0 b6 ^1 M2 k; z
set temp = C:\Users\CHENMA~1\AppData\Local\Temp
4 Z' ]- r g6 Pset textpath = . C:/Cadence/SPB_16.6/share/local/pcb/extracta C:/Cadence/SPB_16.6/share/pcb/text/views
H. C) @) y6 C# u- C0 uset tilepath = . C:/Cadence/SPB_16.6/share/local/pcb/modules* x7 i* k; c, {
set tmp = C:\Users\CHENMA~1\AppData\Local\Temp3 N1 i# B8 n w$ P* t7 d2 b! R
set topfilelib = C:/Cadence/SPB_16.6/share/pcb/pcb_lib/templates C:/Cadence/SPB_16.6/share/pcb/allegrolib/templates
5 M: Z; ]: N5 gset topology_template_path = . templates .. ../templates C:/Cadence/SPB_16.6/share/local/pcb/topology C:/Cadence/SPB_16.6/share/pcb/pcb_lib/templates C:/Cadence/SPB_16.6/share/pcb/allegrolib/templates
( i5 `* }2 @0 D2 R; yset units = C:/Cadence/SPB_16.6/share/pcb/text/units.dat
' {6 n8 W* \* y: Xset userdomain = chmj
" X' L2 n* D9 J. \ Sset username = chenmaojie7 T, s3 y2 Z0 W3 l, B
set userprofile = C:\Users\chenmaojie! R% B) ^$ V9 [1 l
set vectorfontpath = . C:/Cadence/SPB_16.6/share/pcb/text
0 s( J; H! _- V% M! aset viewlog = E:/working/tr5/signoise.log
" m& {! l- y* J5 w0 E' U4 q% ^6 H# Pset viewpath = . C:/Cadence/SPB_16.6/share/local/pcb/views! {+ m; z, T5 A* V
set wbpath = . C:/Cadence/SPB_16.6/share/local/pcb/wbtiers, k" R+ m$ N F U
set windir = C:\Windows
3 y% R# Q# v) N$ P0 Jset windows_tracing_flags = 3
; ^7 r- d: @; |* M6 I2 H0 S- e, xset windows_tracing_logfile = C:\BVTBin\Tests\installpackage\csilogfile.log: D ]/ o3 O5 |. V6 S! y4 z/ s3 n
set wint =
% ^/ k( Q1 G i9 \/ w4 ~# yset wirebond_hud_update_frequency = 25
+ C& @6 B: ^! zset wirebond_suppress_bondwire_drcs =
' p' V7 W5 U/ A t: [- nset wizard_template_path = . .. C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols/template; O- B4 S0 S; E- p* B/ H
set xtalk_table_path = . xtalk_tables .. ../xtalk_tables C:/Cadence/SPB_16.6/share/local/pcb/xtalk C:/Cadence/SPB_16.6/share/pcb/pcb_lib/xtalk_tables
: c' y" Z' t: Z d. L$ l. o5 _6 Wset __compat_layer = DisableThemes
# }0 f7 r( O8 a" o4 ?0 [: ]set _allegro_adv_optimize =
) `+ ~3 A" _+ x! l6 Sset _allegro_aibt_built_in = ) @4 V+ \* X* K, s3 x
set _allegro_cns_regions_ok = 1( o, \6 O `8 V% F4 f
set _allegro_cstm_nclegend_ok = 1
) ^) y# k, r6 i4 c3 q$ Yset _allegro_diffpair_ok = 1
3 J8 j: S! l, O$ r5 @( Q jset _allegro_diffpair_static_ok = 1
* J7 F, }; I8 Tset _allegro_ecsetflatten = 1% r9 F' X& t4 p: E3 S. t7 ^5 G
set _allegro_elec_cns_ok = 12 R. h$ `+ o3 w1 m8 L/ b: S
set _allegro_electrical_checks = 1
/ B4 U. Z* P! j" A: E- @set _allegro_gre_all = 1
3 {2 i* I( K+ d, T) k4 U8 h4 Eset _allegro_gre_ifd = 16 D# D1 ^4 M% \2 f0 l) b
set _allegro_gre_view = 1
, {1 K: e4 i: I: w- a( Gset _allegro_group_route = 1
; l4 p* Q0 q0 t; N/ t7 Pset _allegro_ibd_all = 1, v& L& Y- ]# v! F1 _
set _allegro_ibd_view = 1+ a! r9 L. C! O- F* o6 K
set _allegro_mini_ok = 1
" T' `9 q$ {" u7 Uset _allegro_pcb_gxl =
- S& s2 g3 r1 K4 ~6 c- \: L: Uset _allegro_ratt_ok = 19 M5 M6 V* o/ |0 }$ q9 o
set _module = TR5_A0.brd
: [3 P6 \8 O# |# L6 l$ wset _module_base = TR5_A0) D( f1 x6 \% W" M
set _program = allegro7 i* B g/ R3 @/ G( O+ v
% r. w* s z6 Q$ G4 u* g
$ n" z9 p+ {3 K4 ^0 B1 `4 D+ I; t4 l6 W! ]/ ^
1 O/ w0 |! w' L# D
这个是我allegro 的设置% f i. ~, p4 |1 f9 h5 z& L7 x+ t
" G4 H1 Y$ Z9 O3 q; s m |
|
/1 
发表于 2015-6-25 10:26
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
发表于 2015-6-25 10:55
确实蛋疼...我感觉是文件的问题....去别人机器试试,如果都有上个文件呗.