Error: (vsim-3033)

泥土 · 发表于 2012-7-28 08:58

EDA365欢迎您！

您需要登录才可以下载或查看，没有帐号？注册

x

大家好！有人知道这是什么问题吗？，我仿真PLL的时候编译通过啦，起动仿真的时候调用（ModelSim-Altera）错误提示如下：

# Loading work.PLL_test
# ** Error: (vsim-3033) E:/FPGA/mypllexample/PLL/simulation/modelsim/PLL.vt(22): Instantiation of 'PLL' failed. The design unit was not found.
#       Region: /PLL_test
#       Searched libraries:
#          d:\altera\11.1\modelsim_ae\altera\verilog\altera
#          d:\altera\11.1\modelsim_ae\altera\verilog\220model
#          d:\altera\11.1\modelsim_ae\altera\verilog\sgate
#          d:\altera\11.1\modelsim_ae\altera\verilog\altera_mf
#          d:\altera\11.1\modelsim_ae\altera\verilog\altera_lnsim
#          d:\altera\11.1\modelsim_ae\altera\verilog\cycloneii
#          E:\FPGA\mypllexample\PLL\simulation\modelsim\rtl_work
#          E:\FPGA\mypllexample\PLL\simulation\modelsim\rtl_work
#          E:\FPGA\mypllexample\PLL\simulation\modelsim\rtl_work
# Error loading design
# Error: Error loading design
#       Pausing macro execution
# MACRO ./PLL_run_msim_rtl_verilog.do PAUSED at line 12