|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
刚接触SQ仿真，遇到如下问题，请高手们不吝赐教：, Y' @, M1 l6 m" `
1.将IBIS模型转化为dml格式后，在Signal Model Assignment界面下，赋给芯片相应的模型后，发现芯片有部分管脚使用赋给的模型，而部分管脚却使用系统黙认的模型，这是为什么？编辑模型时，提示错误如下：
1 B! O6 d) {/ x7 |7 zmodel Hi3520V100_PBGA768 defines pin Y04 which doesn't exist in component SN2116_V83_FINAL U9$ I; @; v- P0 s# E3 N/ r a
model Hi3520V100_PBGA768 defines pin Y03 which doesn't exist in component SN2116_V83_FINAL U99 U7 d8 g8 m! ^4 Q+ N
model Hi3520V100_PBGA768 defines pin Y02 which doesn't exist in component SN2116_V83_FINAL U9
. a# l5 S e& t" d+ M" ^model Hi3520V100_PBGA768 defines pin Y01 which doesn't exist in component SN2116_V83_FINAL U9
! C/ g/ I. S9 D5 B6 c7 w' _: Imodel Hi3520V100_PBGA768 defines pin W04 which doesn't exist in component SN2116_V83_FINAL U9
& r2 l; {# `, c# \0 smodel Hi3520V100_PBGA768 defines pin W03 which doesn't exist in component SN2116_V83_FINAL U9
7 \& { N, T$ omodel Hi3520V100_PBGA768 defines pin W02 which doesn't exist in component SN2116_V83_FINAL U9
; `4 {8 a9 Z* E/ p% O# \% ~$ q4 P（注 该芯片是PGA封装，且厂家提供的PIN管脚是字母加数字的）# L; ^9 K; }# c
2.提取网络时，在点击Reports查看报告和Waveforms查看波形时，弹出如下警告：
4 o" |% w1 O( R+ V9 ~# YWARNINGS:
, z& U( e2 I4 J4 `8 w8 P+ JNo 'V Measurement' is defined in the delay measurement fixture of model ATP8624_SP018W_PCIX. The buffer delay is assumed 0.
6 ]5 H/ ^- A- c8 ^: ^: \+ X这是什么原因造成的？会产生什么影响？1 X8 P0 b5 Q2 q8 e9 b
再次谢谢大家。 |
|
/1 
发表于 2010-8-13 16:16
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
