thank you,
I have corrected it now.

I think you need to check the spd file at high desity connection region for Power and Gnd net plane,
because spd file maybe have big clearance on gnd & power plane cause the Open isssue but the layout file is still correct without open issue (or big clearance inner plane layer). please zoom in at high desinty region to check whether power or gnd plane is open issue.  
. c2 n* R. u' D& p
this case is flip chip substrate case right ?