EDA365电子工程师网

标题: PowerDC 仿真是提示错误 [打印本页]

作者: lhbixd1995    时间: 2013-10-16 17:42
标题: PowerDC 仿真是提示错误
PowerDC 仿真是提示错误,0 {5 M( W$ x9 N' l5 {4 U2 s

1 }& c& q* Q$ @+ B在check errors/warnings时提示如下warning:
' W; B! B( q8 m3 p8 hWARNING [Open Net]: Net GND contains two or more disconnected sections.' u; R0 Y# C/ l, |: i; g3 k, h
请教一下,这可能是什么原因。
作者: nickchien    时间: 2013-10-21 23:46
I think you need to check the spd file at high desity connection region for Power and Gnd net plane, " S4 C, J) P# B& T: t
because spd file maybe have big clearance on gnd & power plane cause the Open isssue but the layout file is still correct without open issue (or big clearance inner plane layer). please zoom in at high desinty region to check whether power or gnd plane is open issue.  4 o6 p2 G1 \, f/ g4 S1 m# O8 T! w- w

* }7 n1 @9 T- `& Dthis case is flip chip substrate case right ?
作者: lhbixd1995    时间: 2013-10-23 11:38
thank you,
! {% M/ {  d0 y& w0 r, a& r3 N# L& VI have corrected it now.




欢迎光临 EDA365电子工程师网 (https://bbs.elecnest.cn/) Powered by Discuz! X3.2