标题: Hotfix_SPB16.60.012_wint_1of1(12号补丁) [打印本页] 作者: dsws 时间: 2013-7-1 12:00 标题: Hotfix_SPB16.60.012_wint_1of1(12号补丁) 本帖最后由 dsws 于 2013-7-1 20:32 编辑 * h. @5 v5 G# @0 ^8 B1 }! @
+ G" ^" s0 \- P6 b
DATE: HOTFIX VERSION: 012/ [, w5 k. s+ I0 N8 M( b
===================================================================================================================================$ N; i) C7 Q. [: @7 b8 ^
CCRID PRODUCT PRODUCTLEVEL2 TITLE E$ H& I |3 A6 a) X% Z4 f" d7 r
=================================================================================================================================== % p0 p: S4 Q6 W) t% b914562 ALLEGRO_EDITOR GRAPHICS 3D viewer, PCB Symbol view in DRA needs to be same as in BRD ' l5 B e+ ^/ \1120397 CONCEPT_HDL CREFER CreferHDL attempts to create missing vlog004u.sir files6 @$ _8 f- U7 a0 I! g6 D9 u
1136449 ALLEGRO_EDITOR GRAPHICS about previous shape fill display& G& `) w# x# q9 F" Q
1145635 ALLEGRO_EDITOR SHAPE Auto Voding on the same net shapes with other parameter. ) y2 C" _1 S+ D( q# o; {1150334 ALLEGRO_EDITOR EDIT_ETCH AiDT deletes the clines and turns it back to PLAN line8 _* W3 `2 S" |* F
1151100 APD VIA_STRUCTURE Net filter not working in replace via structure command.% l. ^. M3 R' k) q# e: E" s
1151126 APD VIA_STRUCTURE Getting "group is not appropriate at this time" message when using Temp Group. ; d& g: _- I0 S1151458 GRE CORE GRE crashes on Plan Spatial, i$ n! e- f/ v+ z6 g4 @8 R
1151932 F2B PACKAGERXL PXL error when case is wrong at differen levels in hierarchy( c" M% d& d: R1 Z9 K7 V
1152151 ALLEGRO_EDITOR INTERFACES dxf2a gives error [SPMHGE-268] 4 q4 \/ C* }( P! Z" g, S$ v1152475 PSPICE SIMULATOR RPC server unavailable error while simulating the attached design / {2 ^' K7 W6 H% {, K# R s1152737 ALLEGRO_EDITOR SKILL dbids are removed because highlighted objects in setting the xprobe trigger * A0 V( T; g3 A! z# {% q1153006 ALLEGRO_EDITOR SKILL axlUIWPrint dose no work correctly in allegro PCB Editor 16.6. 7 o, T$ |* z) }1 ~% @1153279 CONSTRAINT_MGR OTHER Netrev changing design accuracy from 3 to 2 dec places/ ]: N% C: i/ |6 d
1153461 SIP_LAYOUT DIE_EDITOR Regression problem in 16.6 ISR: Dia Abstract ECO is causing Die Editor Finish to fail 5 _( A) u; Y8 E' a9 r1154973 APD EDIT_ETCH Same Net "Line to Line" violation occurs even with "Allow DRC's" turned off. ! g1 m, {6 y% d I) ?! ^5 W% E f1155227 ALLEGRO_EDITOR DRC_CONSTR via to shape check on the negative layer ; i0 n( K6 W& u/ n1 V; u& T + y8 F/ [ F- N/ ~$ Z7 _) g$ h3 r2 a9 X http://pan.baidu.com/share/link? ... 0&uk=38260382943 ]2 B$ V, W- ~) X/ e' d0 _
