标题: Cadence SPB 16.5下载地址（Hotfix更新至044） [打印本页] 作者: hzqydq 时间: 2013-6-17 17:16 标题: Cadence SPB 16.5下载地址（Hotfix更新至044） Cadence SPB 16.5下载地址（Hotfix更新至044） % Q$ m/ @! ?& C0 K5 c$ g7 p 5 n4 q# a A6 U: QCadence最新版软件SPB 16.5及其Hotfix下载链接如下： 7 y/ \4 ]5 [+ |$ q7 Bhttp://dl.vmall.com/c0sfvdb4yy- S% N/ j2 F- o0 O+ G |! l2 U" G
8 K4 ~# E# `/ Z5 b
Hotfix中只需要安装最新的版本即可。 ; L! o7 A; a* ]0 z9 z 0 U7 c" ^( m7 p& S! k# KDATE: 06-7-2013 HOTFIX VERSION: 044 4 R! J. u; W: J/ a, n2 a! p1 l===================================================================================================================================$ O7 x- e2 w: X9 s, @, j, p
CCRID PRODUCT PRODUCTLEVEL2 TITLE : U, |) R' `: P3 w. Q=================================================================================================================================== ) h& t/ l0 r" g" d E# m, N1055338 SIP_LAYOUT DRC_CONSTRAINTS Soldermask to Via drcs on bondfingers+ I$ L% ^2 x0 S& Y) o% E2 \" q
1084716 ALLEGRO_EDITOR OTHER Getting an MPS error when updating CM from SigXplorer2 D( d( m, ]$ ~8 m; o" t8 n
1104145 ALLEGRO_EDITOR SCHEM_FTB User defined properties do not appear in PCB& l8 B* q4 g2 F7 p0 U
1106116 FLOWS PROJMGR view_pcb setting change was cleared by switching Flows in projmgr./ j2 F& S" g8 H
1106900 CONCEPT_HDL COMP_BROWSER Component Browser performance utility should honor CPM directives for include and exclude PPT3 {8 ~; G/ G8 W, n: W
1110323 APD DXF_IF DXF out is offsetting square discrete pads. y, }: e/ B5 W- ~2 P" f9 Z1119007 CONCEPT_HDL CORE PDF Publish of schematic creates extremely large PDF files- G( s7 @6 A' w, B ?4 F% q4 H( X
1121020 FSP MODEL_EDITOR Cut-Paste from Excel causes empty cell in Rule Editor 6 R( {% _* W+ M' q1 k: B- v1121353 ALLEGRO_EDITOR INTERACTIV Local env setting will change after saving and reopening., v6 ?3 S6 t- v" d5 F" I9 X2 d% S
1122781 CONCEPT_HDL CORE cfg_package is generated for component cell automatically 0 F9 d# |) e1 m1122909 CONCEPT_HDL CORE changing version replicates data of first TOC on 2nd one# M l, l( G3 g* x% B2 o
1123581 ALLEGRO_EDITOR MANUFACT Dimension Line gets changed on board: w7 |! m& Q) q' E$ `; z- B
1124544 CONCEPT_HDL CORE About Search History of find with SPB16.5 6 t& }/ N6 i6 ~4 {! C1 Y1125366 CONCEPT_HDL CORE DE-HDL craches during Import Physical if CM is open on Linux) {* _" Q, B# a: b: s8 J
1125628 CONCEPT_HDL CORE Crash on doing save hierarchy4 I% w; s" W. z( M) l4 l
1126182 ALLEGRO_EDITOR DRC_CONSTR Shape fillet DRC in same net thru via to thru via was removed after update DRC.4 v6 q" O8 ]' d# l7 y9 B1 u
1130945 SCM SCHGEN SCM Export Schematic does not copy all cells in the library' J+ H4 V+ P1 @% i
1131567 CONCEPT_HDL OTHER Lower case values for VHDL_MODE make genview use pin location to determen direction. 0 g/ D; e! I" l' ]9 m0 v4 `1131650 ALLEGRO_EDITOR PLOTTING PDF Publisher doesnot display few component defination properties in Property parameters $ W) _- y7 f1 O% ]1131868 CONCEPT_HDL CONSTRAINT_MGR Many net-class constraints "fell off" the design after uprev and Import Design of GEP4 5 ]% Y$ i7 S1 E, C% ~. [* x5 L1132457 CONCEPT_HDL CORE The schematic never fully invokes and has connectivity errors.4 R5 H# w; m3 t7 S, F
1132575 CONCEPT_HDL CORE 2 pin_name were displayed and overlapped by spin command.- a5 T7 l% k6 r- _
1132638 ALLEGRO_EDITOR DFA 'dfa_update' crashes when running the utility on the attached foder.. g, O% ?# }6 w* ?, r( @
1133677 CONCEPT_HDL CORE Cant delete nor reset LOCATION prop in context of top 3 x% I( k: z9 h1133791 CONCEPT_HDL CORE Cant do text justification on a single selected NOTE in Windows mode. + e# P7 h8 ]9 c) n- ?# t1134083 CONCEPT_HDL OTHER Published PDF file's hyperlinks do not work fine when user use double digits partitions for page Border.7 ~. e# o# o4 O* W! P
1134761 CONCEPT_HDL CORE Why does Mouse Pointer/Tooltip display LOCATION instead of $LOCATION property3 b+ N2 Z S, A! P a m
1138586 ADW MIGRATION design migration does not create complete ptf file for hierarchical designs 2 n& [2 Q% p9 L" [1139376 CONCEPT_HDL CORE setting wire color to default creates new wire with higher thickness 6 I' z, o) w) K* ^- c. D3 D1141300 CONCEPT_HDL CORE DE HDL hier_write save hierarchy log reports summarizes Successfully saved block x while block was skipped ) j4 X8 J. F% y3 [1142876 ALLEGRO_EDITOR SHAPE No DRC error when airgap between place bounds exactly zero 5 ?, [2 A& _% x [6 Y: X1142884 ALLEGRO_EDITOR OTHER Boolean type user defined property doesn't export to the PDF % p0 V+ Q& I; o/ z: u1145112 CONCEPT_HDL CORE Warning message: Connectivity MIGHT have changed4 Z1 B' w, U- Y: P' |2 U2 A3 L9 c' O
1145235 CONCEPT_HDL CONSTRAINT_MGR DEHDL CM gives error when trying to launch SigXP 4 H! C1 v+ w6 v! P6 h# T0 A1145253 CONCEPT_HDL CORE Component Browser adds properties in upper case2 E$ g0 e, p* M5 {
1145284 CONCEPT_HDL CORE Publish PDF crashes DE HDL 8 _/ Z+ e- K, O) j2 D6 x1145333 ALLEGRO_EDITOR SHAPE SHAPE boundary may not cross itself. Error cannot be fixed. 7 B& F* ]/ h7 S' M, h1 p1145856 ALLEGRO_EDITOR DRC_CONSTR DRC Line to Thru Pin appear while Fillet be added- B" `0 S) R' x! T! t
1146287 PCB_LIBRARIAN CORE PDV expand pins and change origin sets coordinates for few pins wrong and places pins on top of each other after collaps6 @- Y5 i2 g0 f; b; ?' f9 A: p
1146728 F2B PACKAGERXL DCF with upper and lower case values on parts causes pxl to fail q0 u' b$ N/ G1 D0 ?
1147326 CONCEPT_HDL CORE HDL crashes when trying to reimport a block作者: twffwt 时间: 2013-6-28 09:36
好东西，，谢谢哈作者: bluemare 时间: 2013-7-1 00:20
好东西，，谢谢哈 . S# C+ ~/ Y& h作者: ccjljy 时间: 2014-5-7 18:48
see see作者: polebear 时间: 2014-5-19 09:33
下载地址的啊作者: jun7824 时间: 2014-7-5 17:59
kankan作者: chan-cjl 时间: 2014-7-9 09:27
饿额饿饿额作者: spa-spa 时间: 2014-7-15 00:54
怎么没有了作者: Cedar_zxs 时间: 2014-7-24 17:06
看看下载地址啊！作者: leemon01 时间: 2014-7-28 10:46
谢谢 11111111111作者: 黑月 时间: 2014-8-13 19:57
地址呢？作者: xuser 时间: 2015-1-2 17:32
let me see.& B# }( L& |' W- I 作者: userjacky 时间: 2015-5-5 21:15
看不到地址作者: alawn_ren 时间: 2015-10-25 20:31
没看到啊