EDA365电子工程师网

标题: EE TO PADS 转换问题 [打印本页]
作者: xiesonny    时间: 2013-1-8 14:01
标题: EE TO PADS 转换问题
我先是 AD的PCB  转换成 PADS 再转换成EE文件，在EE中将线画好。6 y: H6 k; A& v& ~( z
然后用PADS，再导入EE画好的PCB，转换是成功，有提示转换问题，只有元件不见了，其它的还有。怎么解决！！！
- r( e2 m6 {: k& l. T$ x
& V8 ~- w5 V, M* N# K" p8 R; S' ]6 z
& U. i6 _1 W+ p8 S: o6 T转换提示内容如下
, B! i6 h' Z& ~5 E" l1 F0 WExpedition to PADS Layout Design and Libraries Translator (Version 9.5) 01/08/13 13:54:53
$ ?. v) A! y# X: g! N; U; UCopyright (c) 2012 Mentor Graphics Corp. - All rights reserved6 O! W- o: d/ _8 r9 _4 u5 t
# v- M% H' ?: P; t
------------------------------------------------------------
/ c% j+ a4 T  n5 q$ Y2 zInput folder: D:\1\EE\PCB\EE.pcb
$ k( j$ b# g/ UOutput folder: EE_pads_5.pcb # l' \1 w$ {1 y5 g, ^
! I' V) I: X: {9 i- F% W( M  v
[I] Preparing data..., ^( o6 P4 I) [* l) R
Output file: EE_pads_5.pcb 3 L/ K! g. W7 `* @7 z8 z9 m# U! Z* e, ~
[I] Loading...
7 K( R* \$ C5 w# l[I] Translating Expedition design files from 'C:\Users\ADMINI~1\AppData\Local\Temp\' to PADS Layout design file
9 n, K3 G. K. U# H2 A$ @4 G9 S: M[I] Reading Pad Stacks...3 N1 e$ ?6 t5 H3 H  ]5 ~0 ~
[I] Reading Cells...
+ H) T; v0 X* j$ {0 h: |[I] Reading Part Numbers...
5 a9 i) b- D9 Y1 X5 Z5 A$ z3 T[I] Reading Job Prefernces...: U: S. V% q7 |) O! X
[I] Reading Net Classes...
  I4 `2 L& H3 S6 x1 }: y[I] Reading Net Properties...
/ g9 }6 c1 }, |  p" q[I] Reading Layout...: P' F6 y% V1 c6 w* M6 _
[I] Translating data...3 y' U$ N2 ]# ?
[W] All coincident Pad Entry rules are translated to Default Rules level& V7 \6 R" p, \- p) V" |9 d6 ^
[W] Discriminate Pad Entry rules found, and the rules were not translated.
; O# `+ K+ O2 d) S[W] Route grid is not set. Primary part grid is used for setting design grid.
* a' ~. Z, \& S" \6 c4 G) p[W] Part type 'RES' is not found, and the component 'R6' was not translated.! M& B, f' A0 ?! E# S
[W] Part type 'RES' is not found, and the component 'R9' was not translated.) |9 o) f4 V6 Y# R; N
[W] Part type 'RES' is not found, and the component 'R10' was not translated.$ ]6 t9 h* b7 V4 z0 I
[W] Part type 'RES' is not found, and the component 'R5' was not translated.
! V" J# w1 ?9 i. b[W] Part type 'RES' is not found, and the component 'R8' was not translated." u( `2 q6 S$ _! {
[W] Part type 'RES' is not found, and the component 'R7' was not translated.
8 F. U! ~. u( C( l2 j$ a. J4 g[W] Part type 'RES' is not found, and the component 'R4' was not translated.9 ?) E1 g, S8 Z
[W] Part type 'RES' is not found, and the component 'R3' was not translated.
; C5 Y; ]; V" S; k/ e* s[W] Part type 'RES' is not found, and the component 'R2' was not translated.
3 a. u6 P" U( S/ w# D[W] Part type 'RES' is not found, and the component 'R1' was not translated.
! R8 H, X1 Z# I' j( L[W] Route outlines are not supported, and was not translated.. X9 J% n* k8 s; O& I" m: I$ T
[W] Pin name 'R7-1' has wrong format. The pin was not included into the net 'GND'.
0 R3 o8 i7 w6 @" C& r/ S[W] Pin name 'R6-1' has wrong format. The pin was not included into the net 'GND'.
7 T- J3 Y( r" l- _[W] Pin name 'R8-1' has wrong format. The pin was not included into the net 'GND'.  X6 S3 ^' x' g- d& F* ^2 u
[W] Pin name 'R9-1' has wrong format. The pin was not included into the net 'GND'.; k( \7 ~6 D9 C
[W] Pin name 'R10-1' has wrong format. The pin was not included into the net 'GND'.
* C+ _. b' |. J! ][W] Net 'GND' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
7 E, k8 ?  @5 M3 e6 @8 T2 b[W] Pin name 'R1-1' has wrong format. The pin was not included into the net 'NETR1_1'.% ^: L5 H$ h" j. |  F
[W] Pin name 'R6-2' has wrong format. The pin was not included into the net 'NETR1_1'.
$ C' b; }5 e1 @' O6 v4 @1 v: P6 ~[W] Net 'NETR1_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.1 M/ Q0 Z% X& u- Y% h  q
[W] Pin name 'R2-1' has wrong format. The pin was not included into the net 'NETR2_1'.- u' U3 q  x  T- w& S' t0 U9 ~
[W] Pin name 'R7-2' has wrong format. The pin was not included into the net 'NETR2_1'.% g- Q# P2 p+ }/ x4 v! X
[W] Net 'NETR2_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
/ G- m0 X8 w5 w+ d[W] Pin name 'R3-1' has wrong format. The pin was not included into the net 'NETR3_1'.
  C- f3 \9 ?! S) v$ E" s  l[W] Pin name 'R8-2' has wrong format. The pin was not included into the net 'NETR3_1'.. m0 M, R9 W* S* Y- y
[W] Net 'NETR3_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
6 h( o4 q1 T4 p4 M- ]# ~. s  V5 C[W] Pin name 'R4-1' has wrong format. The pin was not included into the net 'NETR4_1'.* w( d! }+ v- Y2 U/ w
[W] Pin name 'R9-2' has wrong format. The pin was not included into the net 'NETR4_1'.
+ W4 L5 \. @3 S0 B5 _[W] Net 'NETR4_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.% @5 n- I! a$ O* d
[W] Pin name 'R5-1' has wrong format. The pin was not included into the net 'NETR5_1'.
) p6 b# J6 l! s: o( q; T- C[W] Pin name 'R10-2' has wrong format. The pin was not included into the net 'NETR5_1'.
8 a+ o) T# Y# b. q4 `- \- _% Z) v[W] Net 'NETR5_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
4 ^; H3 p" }' m2 E4 n( K[W] Pin name 'R2-2' has wrong format. The pin was not included into the net 'VCC'.4 z3 B; Q0 l1 @: W+ W+ c1 P5 Y
[W] Pin name 'R1-2' has wrong format. The pin was not included into the net 'VCC'.  d4 Q0 C& S' I" ^. U6 k; N6 ~
[W] Pin name 'R3-2' has wrong format. The pin was not included into the net 'VCC'.
- d% {0 t1 z' X0 c[W] Pin name 'R4-2' has wrong format. The pin was not included into the net 'VCC'.8 u- W- A/ F8 j) ]6 e% ^) R- p
[W] Pin name 'R5-2' has wrong format. The pin was not included into the net 'VCC'.
. F; F+ r0 D( j) S/ _5 V  v1 X[W] Net 'VCC' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.4 e# @  H; j+ Q2 \( K" Y  q. t8 R: v
[I] Completed1 l6 U7 ^% U3 j( a7 u# ~: \: ~
作者: dali618    时间: 2013-1-8 15:48
为什么要转，你不是两个工具都会用么
作者: xiesonny    时间: 2013-1-8 17:17
本帖最后由 xiesonny 于 2013-1-8 17:58 编辑 8 J$ ^) ?" p& G$ }- b9 y4 C) T
dali618 发表于 2013-1-8 15:48 2 V2 P) X. c6 [: `- B* @  `. s) a
为什么要转，你不是两个工具都会用么

0 y: d+ E% ?) k- T9 G( q( k8 `5 f3 j
有些工程，比如AD的，或者PADS的，工程可能已经做了一部分，或者修改比较多，想转入EE中再重新布线。完成后，再转回PADS或者AD中，为一个完整的工程。
作者: v520    时间: 2013-1-9 12:29
我在转换时遇到icdb出错 请问楼主是怎么设置的？、! w# X# R5 J- d* \
作者: TOTO    时间: 2013-1-9 16:21
把CES关闭再转试一试。
作者: xiesonny    时间: 2013-1-9 19:36
TOTO 发表于 2013-1-9 16:21 : K6 [% J& m( J% c, C; e! m
把CES关闭再转试一试。

# Z3 R1 y  G) V& i) ^& g呵呵，如果EE不能转PADS，比如导入错误，那么关闭CES后，的确就可以导入了。这个方法我知道。
0 X7 C, a! }! r" _- S5 u我想知道的是，PADS转EE的文件，如果开启CES后，是不能导入的，但关闭后，虽然能导入，但就如我所问的问题一样，没有元件封装的。其它的可以转换
作者: TOTO    时间: 2013-1-10 08:46
xiesonny 发表于 2013-1-9 19:36
. X2 n8 f9 k1 V# j4 c呵呵，如果EE不能转PADS，比如导入错误，那么关闭CES后，的确就可以导入了。这个方法我知道。6 c$ `& C8 B6 L0 b( r
我想知道的 ...
! K4 o7 z' j' n) q1 V! |2 a
软件之间的转换不可能十分完美，由于没有看到实际情况，不太清楚造成所述问题的原因所在，但目前的解决方法可以保留转换后工程的线，铜皮孔等需要的信息，拷贝到没有问题的PADS工程上.由于本人能力有限，不知道这样的方法是否可以帮助您解决问题
作者: xiesonny    时间: 2013-1-10 14:17
TOTO 发表于 2013-1-10 08:46 - s. W7 |1 }5 N$ j3 V3 l% V; C* `
软件之间的转换不可能十分完美，由于没有看到实际情况，不太清楚造成所述问题的原因所在，但目前的解决方 ...
; M8 y/ m/ I) E( j2 A. H2 s0 c
% t! X# I; D) x( e" K# C* E
呵呵，这样的解决方案貌似不好。3 P" N1 A. w2 C2 A0 ^: u% d+ T
我说一下具体过程吧。
" Y- B  D% w% M5 _7 k, o0 U' x) D; I$ M" M
1，不管用什么软件生成网络表，或者用原生的DX， 然后在EE中做的PCB工程。基本可以完美导入PADS中。
( K/ M+ L: J8 ~2，如果你是AD转PADS转EE，或者PADS转EE，你再想从EE转回PADS，问题就来了，如果打开了CES，要关闭CES才能导入PADS,虽然能导入了，但是，元件却不见了，就像我顶楼所贴的提示内容差不多。
) M( v2 {" }! H) E' {& H% H
' d: h, X* {7 i我想解决的是2过程。
4 b/ V8 v: }7 y因为有些工程可能原来是AD的，或者PADS，这样可以在EE中布局布线，完成后，再导回PADS，这样就是一个完整的工程。
作者: donyli    时间: 2013-3-3 22:20
请问下，EE怎么转PADS？
7 l9 ~5 P# a$ q1 a谢谢！
作者: YiXue    时间: 2013-11-12 16:01
规则都导进去了吗？
作者: Yuanlonglong    时间: 2014-12-9 16:01
CES没打开，在PADS里面import出现iCDB无法打开的错误



欢迎光临 EDA365电子工程师网 (https://bbs.elecnest.cn/) Powered by Discuz! X3.2