EDA365电子工程师网

标题: EE TO PADS 转换问题 [打印本页]
作者: xiesonny    时间: 2013-1-8 14:01
标题: EE TO PADS 转换问题
我先是 AD的PCB  转换成 PADS 再转换成EE文件，在EE中将线画好。
/ x$ f* W# {. S% S" t然后用PADS，再导入EE画好的PCB，转换是成功，有提示转换问题，只有元件不见了，其它的还有。怎么解决！！！& U' e- G6 h' p/ M3 a) s, h
4 _; _- v/ S* D. w$ C$ z4 {" I
2 s( e; X) p5 Z: `( J9 S% ~
转换提示内容如下( C2 J( {: q/ u/ T2 p" s) m, x1 H
Expedition to PADS Layout Design and Libraries Translator (Version 9.5) 01/08/13 13:54:53
3 S* E  |& A7 x& E+ e1 eCopyright (c) 2012 Mentor Graphics Corp. - All rights reserved$ x4 d0 q  j& Y. h( g3 L. M
" S; `( G. O" v" y. J  I
------------------------------------------------------------
1 b$ W, i! I6 Y+ i! h) z) dInput folder: D:\1\EE\PCB\EE.pcb. y# W& W" P; H% u4 h; [3 l
Output folder: EE_pads_5.pcb
3 K/ z3 @# j' a  g) V
. ~7 I- |# q; P6 H* J[I] Preparing data...
1 z  C8 {; G) T* o' n) h+ C" _) TOutput file: EE_pads_5.pcb
' M0 _9 Y4 r5 q  f0 s[I] Loading...
7 c) U& l# b- |+ Z[I] Translating Expedition design files from 'C:\Users\ADMINI~1\AppData\Local\Temp\' to PADS Layout design file
; l8 Z# ]; K3 N: }; P, ~[I] Reading Pad Stacks...
3 B! a4 s+ J0 F5 c- e; }  Q- Q+ C[I] Reading Cells...
% B0 h+ d! p3 l/ O$ {$ o[I] Reading Part Numbers...4 `; ?! Z+ H* [0 V3 u2 L7 w5 Y
[I] Reading Job Prefernces...
" q" K( |! w/ f$ R5 q# t; U. u[I] Reading Net Classes...
4 g. N/ s1 o% ]! X9 O3 T; G[I] Reading Net Properties...
& c- ]. y; }( n; P[I] Reading Layout.... u$ r9 e; W9 h7 C
[I] Translating data...
1 j8 K; |( a( Y8 I( G% u% F  z[W] All coincident Pad Entry rules are translated to Default Rules level
; E# t% N) R( x8 z1 Y* S[W] Discriminate Pad Entry rules found, and the rules were not translated.. P) h; ?4 c5 `; @3 p4 J
[W] Route grid is not set. Primary part grid is used for setting design grid.+ ?/ ?0 R$ q# n
[W] Part type 'RES' is not found, and the component 'R6' was not translated.
% o) A5 N" E5 t. L0 T. N[W] Part type 'RES' is not found, and the component 'R9' was not translated.
# X1 m4 q- [# ?  l! n7 i, d+ [[W] Part type 'RES' is not found, and the component 'R10' was not translated.2 q6 O! t4 |- `7 h! W' P$ r5 o+ J
[W] Part type 'RES' is not found, and the component 'R5' was not translated.% P: Z0 I# Z! K# B' x* s
[W] Part type 'RES' is not found, and the component 'R8' was not translated.
( a( s8 F! r4 q/ E5 s[W] Part type 'RES' is not found, and the component 'R7' was not translated.
9 Y1 Y# x5 y( J6 A" h: Q( @5 ?[W] Part type 'RES' is not found, and the component 'R4' was not translated.. Z' L1 `8 h6 B6 H
[W] Part type 'RES' is not found, and the component 'R3' was not translated.
* h+ g/ B0 N, a* |( |[W] Part type 'RES' is not found, and the component 'R2' was not translated.
- o$ O9 I6 p, r, |+ Q* A[W] Part type 'RES' is not found, and the component 'R1' was not translated.$ C8 d  D5 T5 V
[W] Route outlines are not supported, and was not translated.
2 c' X1 G5 U3 [2 r4 a& i[W] Pin name 'R7-1' has wrong format. The pin was not included into the net 'GND'.$ K8 B  p$ m  l& y) ~3 S  F1 F
[W] Pin name 'R6-1' has wrong format. The pin was not included into the net 'GND'.
9 i& \& O6 }7 a9 S; L! Z, t( g[W] Pin name 'R8-1' has wrong format. The pin was not included into the net 'GND'.2 @0 c, }- A7 L
[W] Pin name 'R9-1' has wrong format. The pin was not included into the net 'GND'.
+ @/ i# `7 }) `* D+ e' q3 y[W] Pin name 'R10-1' has wrong format. The pin was not included into the net 'GND'.
# w2 y' U3 ], V8 k% U[W] Net 'GND' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
' d# r4 C# \' \$ N[W] Pin name 'R1-1' has wrong format. The pin was not included into the net 'NETR1_1'.
* e2 M6 ?$ M- e[W] Pin name 'R6-2' has wrong format. The pin was not included into the net 'NETR1_1'.
0 ]. a4 k. Z% ^* H8 _[W] Net 'NETR1_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.( Y& Q1 t6 H! R$ B; y) j& u
[W] Pin name 'R2-1' has wrong format. The pin was not included into the net 'NETR2_1'.
+ O+ J( I+ \1 U( n. [4 V[W] Pin name 'R7-2' has wrong format. The pin was not included into the net 'NETR2_1'.
  e2 o: f4 V, G7 S[W] Net 'NETR2_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
0 K# r" r% {! |8 [[W] Pin name 'R3-1' has wrong format. The pin was not included into the net 'NETR3_1'.: T7 k* |+ T# l+ ^1 _) z7 A
[W] Pin name 'R8-2' has wrong format. The pin was not included into the net 'NETR3_1'.# h, y( k9 ^/ ]/ D* K
[W] Net 'NETR3_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.6 K* X' \+ l( Y) c7 X" v
[W] Pin name 'R4-1' has wrong format. The pin was not included into the net 'NETR4_1'.+ p: _2 U3 L% b8 f; [
[W] Pin name 'R9-2' has wrong format. The pin was not included into the net 'NETR4_1'.
4 E8 c) {( o& B5 B[W] Net 'NETR4_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.% j0 n) f3 Y0 G9 ]: |+ p  L3 ^
[W] Pin name 'R5-1' has wrong format. The pin was not included into the net 'NETR5_1'.
) S, c5 c; [6 [3 i, i[W] Pin name 'R10-2' has wrong format. The pin was not included into the net 'NETR5_1'.
; R6 t; N! L3 U# c  m! m6 P[W] Net 'NETR5_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.5 s/ I' x+ M9 ]$ v7 G$ [1 M
[W] Pin name 'R2-2' has wrong format. The pin was not included into the net 'VCC'.
- I1 V2 g2 Z& E3 b3 J[W] Pin name 'R1-2' has wrong format. The pin was not included into the net 'VCC'.
' R6 J( b: b7 w( k( X[W] Pin name 'R3-2' has wrong format. The pin was not included into the net 'VCC'.
, h* A8 G, m1 _[W] Pin name 'R4-2' has wrong format. The pin was not included into the net 'VCC'.
, c6 Q$ m5 S. q, ]8 |$ }/ J) m1 q[W] Pin name 'R5-2' has wrong format. The pin was not included into the net 'VCC'.5 R2 K7 }( f; S
[W] Net 'VCC' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
3 L, g* q9 e/ V! ^+ n; ][I] Completed
" n$ Q( _: a$ T& ~# |: I/ A
作者: dali618    时间: 2013-1-8 15:48
为什么要转，你不是两个工具都会用么
作者: xiesonny    时间: 2013-1-8 17:17
本帖最后由 xiesonny 于 2013-1-8 17:58 编辑 & y  V6 W: \2 t- O- U
dali618 发表于 2013-1-8 15:48 ( o: b3 h9 E& i% v
为什么要转，你不是两个工具都会用么
; i1 ~5 N7 |/ O' ^+ t+ _/ X& O

5 M9 L: E  @8 X+ `2 p7 L有些工程，比如AD的，或者PADS的，工程可能已经做了一部分，或者修改比较多，想转入EE中再重新布线。完成后，再转回PADS或者AD中，为一个完整的工程。
作者: v520    时间: 2013-1-9 12:29
我在转换时遇到icdb出错 请问楼主是怎么设置的？、4 t- B% A' b0 j# @2 F" {
作者: TOTO    时间: 2013-1-9 16:21
把CES关闭再转试一试。
作者: xiesonny    时间: 2013-1-9 19:36
TOTO 发表于 2013-1-9 16:21 $ L' n' z$ l$ O) E
把CES关闭再转试一试。
, H0 |( u! Y2 F
呵呵，如果EE不能转PADS，比如导入错误，那么关闭CES后，的确就可以导入了。这个方法我知道。& ^' m) r- N. J% Z1 u2 P& A; n
我想知道的是，PADS转EE的文件，如果开启CES后，是不能导入的，但关闭后，虽然能导入，但就如我所问的问题一样，没有元件封装的。其它的可以转换
作者: TOTO    时间: 2013-1-10 08:46
xiesonny 发表于 2013-1-9 19:36
+ b$ N5 E1 T& B- j2 l6 K1 V2 x呵呵，如果EE不能转PADS，比如导入错误，那么关闭CES后，的确就可以导入了。这个方法我知道。9 y: O+ i* C- A& n  L# q5 M( g5 L* s# y
我想知道的 ...
# l" i2 w% S+ L, \
软件之间的转换不可能十分完美，由于没有看到实际情况，不太清楚造成所述问题的原因所在，但目前的解决方法可以保留转换后工程的线，铜皮孔等需要的信息，拷贝到没有问题的PADS工程上.由于本人能力有限，不知道这样的方法是否可以帮助您解决问题
作者: xiesonny    时间: 2013-1-10 14:17
TOTO 发表于 2013-1-10 08:46 6 j) I% ~  \6 B% P) r
软件之间的转换不可能十分完美，由于没有看到实际情况，不太清楚造成所述问题的原因所在，但目前的解决方 ...

" m3 y; k6 w* [  d( p1 s1 p4 n# m5 u: h* Q3 _
呵呵，这样的解决方案貌似不好。
/ L7 R- D9 D' B7 {  [3 [- n, ]我说一下具体过程吧。
  y: V/ Y& u. H% a4 X4 ~! V0 Q/ c8 y2 i, Y! f# T
1，不管用什么软件生成网络表，或者用原生的DX， 然后在EE中做的PCB工程。基本可以完美导入PADS中。4 w% `$ a' p  z6 W% g/ n
2，如果你是AD转PADS转EE，或者PADS转EE，你再想从EE转回PADS，问题就来了，如果打开了CES，要关闭CES才能导入PADS,虽然能导入了，但是，元件却不见了，就像我顶楼所贴的提示内容差不多。
# k  S& s7 |' K
& Y0 V5 ?4 T8 {2 @8 L我想解决的是2过程。
& @0 B/ y7 a! v  K5 M# p3 i# n! F因为有些工程可能原来是AD的，或者PADS，这样可以在EE中布局布线，完成后，再导回PADS，这样就是一个完整的工程。
作者: donyli    时间: 2013-3-3 22:20
请问下，EE怎么转PADS？
6 E# {  o4 Q3 |$ j谢谢！
作者: YiXue    时间: 2013-11-12 16:01
规则都导进去了吗？
作者: Yuanlonglong    时间: 2014-12-9 16:01
CES没打开，在PADS里面import出现iCDB无法打开的错误



欢迎光临 EDA365电子工程师网 (https://bbs.elecnest.cn/) Powered by Discuz! X3.2