EDA365电子工程师网

标题: ISE MAP的时候出错 [打印本页]

作者: 117454615    时间: 2012-6-8 17:35
标题: ISE MAP的时候出错
错误如下$ R$ F7 }' `0 ]/ F' W
ERRORack:679 - Unable to obey design constraints (LOC=CLB_R38C1.S0) which
2 z6 j* K- R& f   require the combination of the following symbols into a single SLICE+ N7 h% q0 q# ]2 y
   component:7 E. m, `+ u9 p9 h
           FLOP symbol "Chain[37].uChain/Node[0].uNode0/uFdce" (Output Signal =. Y6 m+ \; Z" Q. }: f) u. M6 X) y
   Chain[37].uChain/wOutA0<0>)
! i8 t, V" ?' u0 d9 m           FLOP symbol "Chain[37].uChain/Node[0].uNode1/uFdce" (Output Signal =
! [+ @6 B. d0 R5 [, R   Chain[37].uChain/wOutA1<0>)9 f" x0 w) A% {# O: Q
   The set/reset signal Reset_IBUF_1 of register
, ~" [9 Z" F9 m# M: u   Chain[37].uChain/Node[0].uNode1/uFdce doesn't match the existing usage of the% F. Y5 x* ?! {5 q6 [- `
   SR MUX.  The signal Reset_IBUF_2 already uses SR.  Please correct the design
. G! f  I/ F2 O   constraints accordingly.
$ t* K2 K) O$ Z请大侠帮忙




欢迎光临 EDA365电子工程师网 (https://bbs.elecnest.cn/) Powered by Discuz! X3.2