EDA365电子工程师网

标题: Hotfix_$PB16.50.013 [打印本页]

作者: yulizi    时间: 2011-12-22 08:57
标题: Hotfix_$PB16.50.013
本帖最后由 yulizi 于 2011-12-22 11:18 编辑 , \- ]* a1 v  [' |6 b: T% u& F* `# @
& N2 L* ?# k; j. D- F) a4 b% F
http://kuai.xunlei.com/d/DGOHIFKLICUP6 z5 B6 l0 i  ]' _5 [5 l
$ ~+ D; h* e0 }" y1 ?
1 i( p$ w2 ~/ X; H
DATE: 12-16-2011   HOTFIX VERSION: 013
* |  \) H) G+ U0 @, o% ~===================================================================================================================================
  o" _: c, o0 |CCRID   PRODUCT        PRODUCTLEVEL2   TITLE) ^# }: a. Q& A' G+ e! ^
===================================================================================================================================& ^  \# E: K. [- E/ C/ p5 ?6 _% h
875695  SIG_EXPLORER   INTERACTIV       Enforce Causality check box doesn't work., F  x9 l: m* |. d+ a' p$ w7 M
927148  CAPTURE        PROJECT_MANAGER  Capture crashes on creating scehmatic folder with name which already exists in design( e/ T; y, _; }& Z3 l
938013  CAPTURE        NETLIST_OTHER    The netlist in RINF Format contained two identical lines for PCB FOOTPRINT& M+ n3 \. q2 M# `" i( E% `: }
941409  PSPICE         PROBE            BUG : Search accuracy wrong in new cursor window% U* b& Z  e% D. n6 V+ |" l8 H
945242  SIG_INTEGRITY  SIMULATION       Unable to select "shapes" in find filter for 'show parasitic ' command& F5 C- x! G9 B: C: K
946293  CONCEPT_HDL    ARCHIVER         Archiver hangs if there is a whitespace at the end of the path of cref.dat: X1 I  Q9 T6 ~. _: P; A
946770  CONCEPT_HDL    CORE             揤iew Design?function is missing in Windows Mode after reseting the menus.  \) z, ~" u0 ]6 T: {
950994  CAPTURE        NETGROUPS        Problem in expanding the netgroup in Auto Connect to Bus function
) E7 @3 [' X- [4 t9 U, K7 E953530  SIG_INTEGRITY  GEOMETRY_EXTRACT Display Parasitics is displaying wrong results for EMS2D Field Solver compared to topology extraction using Probe.
- e* ~7 l8 h. O( {3 j$ R( e953713  CONCEPT_HDL    PAGE_MGMT        Random page replacement/duplication in block0 q1 @) b: c2 _5 N+ l' }
953917  CONCEPT_HDL    ARCHIVER         archcore should handle errors correctly
% F7 y: p$ k7 O4 x" O# G- _8 c953971  ALLEGRO_EDITOR MANUFACT         NC Drill files not generated correctly when using the option "搒eparate files for plated/nonplatedholes?
* G) F9 F+ T% b- I5 W) ~954400  CAPTURE        NETGROUPS        BUS members of NetGroup are getting converted to Scalars in Export-Import NetGroup.
' I1 j! o) H8 Z) O954498  SCM            B2F              SCM crashes when importing physical
% f& k- q) ?* n( C# t( t* t7 O0 ~954623  ALLEGRO_EDITOR EDIT_ETCH        Unable to complete connection with Add Connect - related to soldermask to cline check?6 i$ N: Z# x) z4 c* H
954894  ALLEGRO_EDITOR MANUFACT         Dimensions disappear when opening database in v16.5 from v16.36 j8 U, `5 F7 W) n& M- h
955029  CONCEPT_HDL    CORE             custom text font size not recognized in symbol view
6 j) Q7 g+ F# f, Y8 z, F955133  SIG_INTEGRITY  FIELD_SOLVERS    The Field solver creates the differential trace model which is reversed T(D1) and T(D2) of bottom side.
0 g7 @( x; R7 V! R( R1 Z* `/ o2 W/ y955290  CAPTURE        DRC              Description for UPD0014 missing in the Browse DRC markers window9 I% z$ ^  ]. K1 Z$ P" d9 \5 p8 n
955299  ALLEGRO_EDITOR DRC_CONSTR       drc text to smd pin does not work any more on this database in 16.3 S039# F1 P; i3 D! P+ r  {* `. J
955338  CONCEPT_HDL    CHECKPLUS        Need to change PART_NAME
: F. [  m8 e! g) m6 w955447  SIG_EXPLORER   OTHER            Model path set in DE HDL Model Assignment not used by SigXP from CM in DE HDL, X' h+ |* X0 ]; G& t0 h, ^( h
955740  SIG_INTEGRITY  GEOMETRY_EXTRACT Crosstalk with Timing Windows does not work correctly/ V: v$ G5 k8 k
955749  ALLEGRO_EDITOR MANUFACT         show element Info shows symbol dimensions on incorrect subclass* |5 h) w: b& r  ~7 Z
955912  ALLEGRO_EDITOR OTHER            Shapes with voids that are exported to PDF have gray filled area over the void
. ^; U; ?/ i! u8 b9 |8 B% l956129  CONCEPT_HDL    INFRA            DEHDL uprev hierachical design from 16.2 to 16.5 packaging failure.' Z3 q( E% t7 P$ {
956373  ALLEGRO_EDITOR NC               drawing name doesn't display in the log file
. X* }# v- }! ]8 t; q956393  CAPTURE        PROJECT_MANAGER  "GENERAL" and "TYPE" tabs are missing from "Properties" dialogue box.0 b4 _  W" k& b5 H6 q9 w5 J
956448  PSPICE         MODELEDITOR      Can not generate a DEHDL symbol from Model Editor, because no Capture license found
! f( e7 Z* C8 j- k8 R" Y5 c956456  CAPTURE        NETLIST_OTHER    OrTelesis netlist not transferring user properties defined under combined
, L, @; [2 p, c; K* X9 Z956489  ALLEGRO_EDITOR MANUFACT         dimensions lost when symbol with diemnsions attached to symbol origin placed on board
! W+ X5 E7 S, \6 Z8 h+ R3 w+ S956603  CONCEPT_HDL    OTHER            Part Manager "has stopped working" after changing a component# l0 l7 p, [2 z& H) o6 R0 E  ?
956751  ALLEGRO_EDITOR ARTWORK          Import Gerber command does not work correctly
4 H& e& T; {0 w' N956847  PCB_LIBRARIAN  METADATA         PDV - Partdeveloper symbol to function linkage broken/changed in 16.51 B/ c7 b9 A% ]' n6 ^' c+ V8 Z
956987  CAPTURE        OTHER            Find from "Search toolbar" doesn't gives complete results0 n  O" f9 ^, G; y& |% o6 e2 `
956996  CONCEPT_HDL    INFRA            Correction to ERROR(SPCODD-7): Following Primitive instance causes CM to empty4 H7 Z' `1 V7 n
957009  CAPTURE        NETLIST_OTHER    Problem getting database property in Mentor PADS PCB netlist
/ |& {# _& o: F4 y0 ]957137  APD            DXF_IF           DXF out  command dose not work correctly.  V: b# d- L1 O% X
957167  APD            GRAPHICS         Highlighting for Static shape with display_nohilitefont environment variable.* F% t4 b7 O, b/ @" m
957232  SIG_INTEGRITY  OTHER            Allegro crash during Model Assignment.' J$ F- e8 y( [( ]6 n4 _  _
957267  CONCEPT_HDL    INFRA            Packager Error after Import Design1 ^5 v5 i+ U" u& G! G+ B; |9 n6 ^5 x
957866  SIP_LAYOUT     DATABASE         Cavity outline is not getting deleted from symbol file: V' ]$ F* \! Q1 R" n$ F
958010  ALLEGRO_EDITOR REPORTS          Wants the ability to extract "Batch"  reports from Partition ".dpf" files.; L% }& p2 _0 d- {  c  `
958252  ALLEGRO_EDITOR TESTPREP         Resequence testprep with the option - Delete probes too close crashes the design
6 `# `4 U2 u  e958253  ALLEGRO_EDITOR REPORTS          Shape did not have thermal relief connected to pin but unrouted nets still shows zero.
5 Q! K1 \, m  F$ I958433  ALLEGRO_EDITOR DRC_CONSTR       False embedded component DRCs+ _: q, A/ z) W6 @
958753  ALLEGRO_EDITOR SHAPE            Dynamic shape is getting corrupted in 16.5
4 ?3 i; R1 T# S4 \# l+ Z( p- f& S959011  ALLEGRO_EDITOR OTHER            copy problem of via and cline
3 ]! {! N  A1 v% X$ n; G959101  ALLEGRO_EDITOR EXTRACT          Using extracta with excluding Thermal reliefs1 p' p3 B/ C7 ?& u
959253  CONCEPT_HDL    INFRA            Design will not open
# @. n9 }1 C! E' B3 M9 t959299  APD            MODULES          Getting ERROR(SPMHDB-279) when trying to update modules placed on the Top side( c% A: P. i+ {& y# [0 ?
959884  CONCEPT_HDL    INFRA            Design Uprev/concept2cm crashes with Application Error/Out of Memory Error.; F9 w2 S: E8 e$ Q- A
959909  ALLEGRO_EDITOR SCHEM_FTB        Site level propflow.txt file is ignored property is transferred
& V5 y' |1 _; q  y960067  SIP_LAYOUT     PLATING_BAR      Creation of plating bar removes "NODRC_ETCH_OUTSIDE_KEEPIN" property from the clines.
, K! T, v8 C# b! ?, l+ M/ F6 f960126  SIG_EXPLORER   EXTRACTTOP       Allegro PCB SI license is used automatically at Topology Extraction of Allegro Physical Viewer.' ~0 f2 M+ q- c6 g5 |
960143  SIG_INTEGRITY  GEOMETRY_EXTRACT Running simulation in Bus sim happened crash while enable Coulpled Via model to S parameter" w; ]: h$ r! {. R' m
961349  CONCEPT_HDL    HDLDIRECT        Motorola designs have broken connectivity compared to 16.3
  q  M. v/ t9 _& X' }2 w961816  ALLEGRO_EDITOR INTERFACES       Normal Export > DXF fails and offsets  the pins of the BGA symbol
- w& i1 m+ r& Q! s6 t+ ?' z7 I0 B962519  SIP_LAYOUT     WIREBOND         Align option doesn't work for wb_tackpoint fingers
作者: nbhand    时间: 2011-12-22 08:58
s013,感谢楼主分享。
作者: pmp_mcu    时间: 2011-12-22 09:01
多谢分享。。。。。。。。。。。。。。。
作者: bazhonglei    时间: 2011-12-22 09:18
顶!!!!!谢谢分享!
作者: fangqwas    时间: 2011-12-22 09:27
谢谢分享
作者: ZXCLH    时间: 2011-12-22 09:38
15没装成功过,但还是谢谢你...
# _1 L1 }* j) C* r
6 \& |$ h8 D9 m5 E' @- e
作者: cotterie    时间: 2011-12-22 09:46
非常感谢楼主yulizi 的无私奉献,有了你这个论坛充满了生机和希望。
作者: koncc    时间: 2011-12-22 10:58
感謝分享{:soso_e100:}
作者: reval    时间: 2011-12-22 11:01
都更新些什么呢??
作者: luluman    时间: 2011-12-22 11:31
大神啊,顶
4 U2 |" d# C' [' ~
作者: john22ppo    时间: 2011-12-22 11:31
7 B/ P5 Q0 P2 N* z% R. I# J* F( U
感謝分享
作者: interrupt    时间: 2011-12-22 11:41
说什么好呢
作者: suiwinder    时间: 2011-12-22 13:26
楼主好人啊.
' U1 \; ~! W, P1 ?( [- k太感谢了.$ _* }: A5 e. O5 m; v* Q( _
现在这cadence也太差了把
作者: adolfchen    时间: 2011-12-22 16:45
感謝分享{:soso_e179:}
作者: mengshang    时间: 2011-12-23 06:51
太感谢您了
作者: shiling416    时间: 2011-12-23 08:34
谢谢分享,
作者: braveboys    时间: 2011-12-23 12:30
写的是下载链接已失效。。。
作者: ice-river    时间: 2011-12-25 09:31
感谢分享!更新太神速了呀!
作者: ice-river    时间: 2011-12-25 17:09
无法下载啊!
作者: sunyooh    时间: 2011-12-27 16:26
十分感谢!
作者: newmsg    时间: 2011-12-27 17:06
超酷,哈哈。太感谢了!




欢迎光临 EDA365电子工程师网 (https://bbs.elecnest.cn/) Powered by Discuz! X3.2