EDA365电子工程师网

标题: 很诡异的问题，一个DRC警告，WARNING [DRC0004] [打印本页]
作者: zju    时间: 2011-12-9 13:52
标题: 很诡异的问题，一个DRC警告，WARNING [DRC0004]
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_W15 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (2.50, 5.30) 1 ]4 a& k$ R) s! G& R

" F4 R: v" A. f! }2 l请看图
+ J& g" `5 Z! ?) S6 s8 x; C
/ Z7 ~. B2 w; J5 a0 n
作者: zju    时间: 2011-12-9 13:54
--------------------------------------------------& m: ?( Y) x$ E6 ?1 |' X  ]
Checking Schematic: FPGA3 Q% [& |- `" K+ R+ l- z
--------------------------------------------------
  T, b8 ~  ~" Z6 }1 {0 cChecking Electrical Rules ; T+ }3 K" O3 v3 w) I( T5 N

- R' N" j4 }  [. e$ SWARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_V21 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (4.90, 2.20) / U/ X8 }$ s2 y) ?
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AA19 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (5.00, 4.80) & y- g6 s+ Z2 Z1 d( w1 r+ z
WARNING [DRC0004]   Possible pin type conflictWARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_W15 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (2.50, 5.30)  U1,IO_VB7N0_Y14 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (2.50, 5.50) 7 c+ t1 y/ \- v5 q0 a
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_V20 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.10) , f4 |! @$ a- k, k7 i
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_V22 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.30) ! @4 z  `( q1 J* x
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_W22 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.70)
6 S0 ~+ {; r& |4 e( n* _1 vWARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_W16 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (2.50, 5.40) 5 i  P0 ]) D* \* H) a
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AB18 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (5.00, 5.60) 9 i$ M( Z, x, [0 E/ k
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_Y17 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (2.50, 5.60) + ^: j2 z- a# m0 \
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_Y21 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 3.10) * P) t3 G2 u9 Y( ^8 Z: v, c4 h
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_Y22 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 3.20)
  J2 r; o6 r2 H' j2 k+ u1 LWARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AA18 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (5.00, 4.70)
4 M! \6 W( Q, zWARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_W21 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.60) 1 I  C5 @( a* I! b8 x& w8 W
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AB19 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (5.00, 5.70)
; [: s9 `7 @/ _WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_R17 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 1.70) , A% H4 @0 V' s
作者: jacklee_47pn    时间: 2011-12-9 14:43
這個很正常啊，例如有些芯片的管腳在手冊上說是 Bidirectional，可是它有很多模式可以選擇，好比說 GPIO INPUT、GPIO OUTPUT、UART TX，這時候你在ORCAD建立元件庫的時候，你可能選擇 Bidirectional ，可是實際上你可能是一個 GPIO INPUT PIN，所以會接某元件的 OUTPUT PIN，所以 ORCAD 會提醒你 Bidirectional Connected to Output Port。
; C7 X% d, ?8 E, \1 H# `! t% I6 f# K5 l, i
所以在件元件庫的時候，要慎選 PIN TYPE。另外一個方法是去修改， ERC Matrix 的規則，只怕 98%Bidirectional Connected to Output Port 是沒關係的，其他 2% 是真正有問題，如果沒仔細看，有時候會很淒慘的啦~~~~~~
3 [* s& r, \6 N9 P2 Y$ ?
作者: zju    时间: 2011-12-9 14:48
仔细看，我试着把那个PIN 没连接到任何网络，都会出现那个警告。。。
; M* j# C: W0 \) P! P7 f! x百思不得其解啊
作者: zju    时间: 2011-12-10 17:17
解决问题，把PORT 改成off-page 就OK
0 n% |! h$ s4 {6 u1 ]* T, ~$ n虽然逻辑上说不清楚。。。
作者: jacklee_47pn    时间: 2011-12-10 20:40
怎會說不清楚。請看別人的帖子 https://www.eda365.com/thread-9218-1-1.html
# ~6 k& e+ ^& ?. A8 f" d) @帖子還是放在 [推薦主題] ，非常醒目呢。
作者: zju    时间: 2011-12-10 21:43
我的port确信属性没问题的~~所以说不清楚嘛



欢迎光临 EDA365电子工程师网 (https://bbs.elecnest.cn/) Powered by Discuz! X3.2