焊盘知识！

cffdfg45

請問有誰知道PCB007樓主發的那張圖最上面黃色圓圈是甚麼?

PlayEDA

這樣一篇好文章，一定要推薦一下的，謝謝樓主

hustyangjun

主要还是为了过锡时散热均匀

pcb007

我也来贴个图：
Layer Structure of a Padstack


' l, o# \5 h* b* e0 XSolder Mask  - A green layer of Solder Resist is coated on the external layers of a PCB to prevent the copper from oxidizing when exposed to air for a long period of time. The Solder Mask is the opening that exposes the Pad for Soldering, preventing the solder from flooding the adjoining copper.
8 `% ?, r: g/ T; ~ Pad - Through Hole Pad has large hole and is used for mounting and soldering Leaded Components to the board. Via pad is usually smaller as it is only used for inter-layer connection. Surface Mount Devices, the pad does not have a hole in it.  
6 Y; G  B& [. L8 Y5 n) ISolder Paste Mask - Solder Paste are used only on Surface Mount Devices, the paste is made up of tin and silver alloy which is printed on Component Pads by pressing it over the Solder     Paste Mask. It melts into liquid form when passing through a Reflow Machine and solidifies as it cools attaching the pins of the component on to the pads.
Plated Through  - The Plated Through Hole is used for inter-layer connections, linking the electrical  Hole  signals from one layer to another by plating the walls of the hole with metallic alloy. The Through Hole Pads and Vias in multiple layer designs have plated through holes. The plating also serves to improve mounting strength for Leaded Component.  
Relief Connection - To prevent the heat from leaking too fast from the pad to the plane, creating Cold Joints, Air Gaps are introduced. The resulting Relief Connections are used for connecting the copper plane to the pad or via having the same Net.   Plane Clearance - As a Plane is almost all copper, any Via or Through Hole Pad introduced that belongs to a different Net will certainly be shorted to it. To prevent this, an Anti-Pad or a cut out must be made to allow clearance for the hole to go through without touching any part of the Plane.

tianhao

一步到位！！！

superlish

顶！没啥好说的！

309007

顶l

coco

俺也顶一下,因为焊盘描述的太形象啦!

droden

好帖！！太形象生动了，我一直都在琢磨这个问题

killerljj

good！
以上两位老兄能否提供下资料来源以供兄弟们参考？
# a# l2 L. e0 O" d. o9 e谢谢！！！！
4 J8 ?, G. M' k& E. [& E# A
[ 本帖最后由 killerljj 于 2007-11-21 20:55 编辑 ]

killerljj

偶也跟一贴！
/ }" K3 e9 _1 E1 k! q2 m7 L! g& l以下内容来自《high speed digital system design》。
  m  G4 w/ ~& `% g7 q
$ o' \: C4 W8 P1 X6 d5 n; OA via is a small hole drilled through a PCB that is used to make connections between various
: E% N6 Q& Z$ z* ^* x" flayers of the PCB or to connect components to traces. It consists of the barrel, the pad, and
; ]& z0 c3 H" Y5 T$ B  |7 `5 Othe antipad. The barrel is a conductive material that fills the hole to allow an electrical
# ~3 K" T( Q: {5 }" T- Mconnection between layers, the pad is used to connect the barrel to the component or trace,
and the antipad is a clearance hole between the pad and the metal on a layer to which no
connection is required. The most common type of via is called a through-hole via because it
% `, \5 M3 N7 O2 b! ]( f6 j) fis made by drilling a hole through the board, filling it with solder, and making connections on
appropriate layers via the pad. Other, less common types of vias, used primarily in multichip
modules (MCMs) and advanced PCBs, are blind, buried, and micro-vias. Figure 5.1 depicts
a typical through-hole via and its equivalent circuit. Notice that the pads used to connect the
; ?2 w/ e. y' \! E! c% @4 Utraces on layers 1 and 2 make contact with the barrel and that there is no connection on
layer 3. Blind and buried vias have a slightly different construction. Since through-hole vias
are by far the most common used in industry, they are the focus of this discussion.
9 n7 @1 _2 t$ U5 @
Notice that the via model is simply a pi network. The capacitors represent the via pad
capacitance on layers 1 and 2. The series inductance represents the barrel. Since the via
: C4 x6 V$ r! k* q  m7 R) u* _8 astructures are so small, they can be modeled as lumped elements. This assumption, of
course, will break down when the delay of the via is larger than one-tenth of the edge rate.
The main effect that via capacitance has on a signal is that it will slow down the signal edge
rate, especially after several transitions. The amount that the signal edge rate will be slowed
2 R1 a  V9 p  q5 e, Q; |2 S* Zcan be estimated by examining the degradation of a signal transmitted through a capacitive
load, as shown later in this chapter in equation (5.21). Furthermore, if several consecutive
vias are placed in close proximity to one another, it will lower the effective characteristic
$ D% O( }+ O4 J" o  \impedance, as explained in Section 5.3.3. The approximate value of the pad capacitance is
6 Y( V+ k2 |: W0 ]+ N# p[Johnson and Graham, 1993]
9 Y6 G  V+ `: M- K
+ L) R% I! b. k. [9 i' }[ 本帖最后由 killerljj 于 2007-11-21 20:51 编辑 ]

admin

这下完美了，连计算都给出来了，主题可以改成史上最全焊盘介绍了！

surz168

{96FC0D4C-0660-4EAF-997D-86052CF147EC}.gif (30.82 KB)
2007-11-12 11:07
* ?' H$ y3 H  n9 Z6 i
好贴，支持！

forevercgh

受教了

tianhao

我刚看见一个这样的孔,,不知道设成这样的原因,,借个地儿请教一下



- u% L/ t5 s  ^! x7 Y6 }! ]9 c: W
) V6 F$ x% Z! h+ \
3 G  ^: s% q6 a8 F3 l
2 k! X+ T4 R: a原文地址:

& F# Y  t  n' u: O& @4 K  O0 khttps://www.eda365.com/thread-1010-1-1.html