|
2# Allen
, {* T( y s: W% ^9 A1 p2 l打开sigxplorer一点都没问题,并且也可以用它打开.top后缀的拓扑文件,且可以进行编辑仿真,但就是不能用它从constraint manager 中提取电路拓扑。当在constraint manager 右键sigxplorer提取拓扑时,会启动sigxplorer,但不能提取拓扑,且allegro si 就会提示:1 V. x; Z) L) n* f d/ r
Finished loading SigNoise device libraries
: l- ?# S! z! cUsing working device library 'F:/candence/PCB工程文件/Minisystem/devices.dml'
' U' Q- \3 r4 z/ mLoaded existing Interconnect file 'F:/candence/PCB工程文件/Minisystem/interconn.iml'
5 z6 O2 E, E' }" W. iFinished loading SigNoise interconnect libraries: e2 G6 k, H7 e- X# F
Using working interconnect library 'F:/candence/PCB工程文件/Minisystem/interconn.iml'( e) `" |2 g1 }2 q6 E
Loading sigallegro.cxt
" c2 Q: d* t0 K ?Loading axlcore.cxt
& l4 o* q+ |5 H3 t3 g+ ALoading skillExt.cxt # T( P0 O, `8 i1 v7 |3 a
7 non-encrypted models saved to file F:/candence/PCB工程文件/Minisystem/sigxp.dml
* a7 }' k5 `6 v7 _7 models saved in sigxp.dml
5 ?% A; S, o# I6 i, w请高手指点下 |
|