EDA365电子工程师网

标题: 分享:Cadence OrCAD and Allegro 17.20.020 Hotfix [打印本页]

作者: zd305    时间: 2017-6-13 10:56
标题: 分享:Cadence OrCAD and Allegro 17.20.020 Hotfix

Fixed CCRs: SPB 17.2 HF020
  h& W7 ?8 c( o4 h. F! j: ^$ ~05-21-20172 e: O* F+ b5 p7 z8 q2 a9 |
========================================================================================================================================================$ D, m. ~, J  c2 ^
CCRID Product ProductLevel2 Title
( I% X& Y' n6 _' J# T========================================================================================================================================================
; n6 r6 k# K& y/ M1737443 ADW DBEDITOR Revising the schematic model classification for one category causes all parts in the library to be revised
2 Z  V$ M% b/ w% A8 N6 O) S0 n+ x( O1734123 ALLEGRO_EDITOR 3D_CANVAS Interactive 3D canvas crashes Allegro PCB Designer in 17.2 S016
# _( B+ Q6 Z) ]* D! X  K$ T" k1742084 ALLEGRO_EDITOR DATABASE Running DB Doctor on DRA files with custom pad shapes resets some of the custom padstack shapes in release 17.2: e* R* T% a% w: I9 t! p' j- B
1739397 ALLEGRO_EDITOR INTERACTIV In release 17.2, running the SKILL function axlImportXmlDBRecords causes Allegro PCB Editor to crash- w, n* H% M0 [4 Q8 ?9 M
1724588 ALLEGRO_EDITOR MANUFACT Backdrill Route keepout suppressing existing Route Keepouts) U, t5 j: K8 }  }
1740036 ALLEGRO_EDITOR MANUFACT Generating the cross-section chart does not provide information about the overall board thickness1 F% i  `6 g( l- e
1743726 ALLEGRO_EDITOR OTHER IDF file export: In release 17.2, only one design outline is exported as against multiple board outlines in release 16.6
/ z, J7 p! k$ `( e# H) B" e1744467 ALLEGRO_EDITOR OTHER The 'logical_op_new' variable is not displayed in User Preferences Editor% V; c$ ?! ]5 R9 p7 l- y( |) l
1729350 ALLEGRO_EDITOR REPORTS Net loop report is not working.( u$ [& o! j3 A3 j
1713014 ALLEGRO_EDITOR SHAPE Incorrect behavior of donut shaped pads at certain rotations
6 t( v' E7 w# W/ j* a% i, T1739870 ALLEGRO_EDITOR SHAPE The artwork is different from the PCB in release 17.2 Hotfix 17
! K  K& i/ V; F) r- |. E1698869 ALLEGRO_EDITOR SKILL PCB Editor crashes when trying to open another .brd file after running SRM on first .brd file" y0 p/ [- Y; l
1739307 ALLEGRO_EDITOR SKILL axlCNSDFAExport fails after first run
; ?! j0 o; r" g  y1743385 ALLEGRO_EDITOR SKILL SKILL APIs for STEP model mapping are not available in release 17.2 Hotfix 17 or 18! m9 l) W+ y! ^3 r5 Y
1685826 ALLEGRO_EDITOR UI_GENERAL Reports when opened from Status Form disappear behind PCB Editor canvas when clicking on canvas
6 ~& |6 `8 F5 ]3 Y1687797 ALLEGRO_EDITOR UI_GENERAL Cannot open two HTML windows, one after the other, while using SKILL function* @' P. y% |+ d: I4 Z5 m4 x
1696229 ALLEGRO_EDITOR UI_GENERAL Setting the 'allegro_html' environment variable in User Preferences Editor overwrites existing popup text windows. v% M$ W3 r' q: t4 M% j
1708636 ALLEGRO_EDITOR UI_GENERAL In SPB 17.2 release, keyboard focus automatically shifts to the newly opened dialog box) J2 t$ P1 {* _* n# I7 `6 Y
1711367 ALLEGRO_EDITOR UI_GENERAL Launching two report windows using SKILL is not working in 17.2* I( }% I, {2 O. Q, c6 Z/ r0 q/ B
1742856 ALLEGRO_EDITOR UI_GENERAL Allegro PCB Editor crashes if Project Manager is open for a design in release 17.2 Hotfix 180 z2 ^6 _+ s  J3 n! Z2 R) R# q0 x- @# P
1729519 APD SHAPE shape degassing does not generate all voids to cover entire shape9 R1 e$ H5 T! \) @; j) Y3 G
1711375 CONCEPT_HDL CORE Copy-paste of schematic between two instances of DE-HDL is not working as expected, ], h+ X/ T/ o4 l. y% u+ W, o
1737230 CONCEPT_HDL CORE On the Linux platform, copying of schematic objects does not work between designs of releases 16.6 and 17.2
. \( o) S* `( u* `$ L. L6 Q- s! q1741375 CONCEPT_HDL CORE Inconsistent behavior of the Move command when moving a symbol, D, g: g! R* K6 _$ s/ b7 b
1743992 CONCEPT_HDL CORE Inconsistent behavior of the Move command when moving a symbol
: G. c- u8 f  w% R* y& b) u2 `1736093 CONSTRAINT_MGR CONCEPT_HDL Incorrect topology extraction and mapping errors related to MUX parts1 f2 l. u- c2 {$ g
1743518 CONSTRAINT_MGR CONCEPT_HDL Lag observed in expanding and collapsing the net classes in Constraint Manager" s* Z1 }& ]8 J: f  m8 ], w8 K, e* B$ f
1730159 FSP ALLEGRO_INTEG FSP diff engine does not read PF Thevenin connections in FSP
6 }( m0 q8 h; t8 |3 Y1664070 ORBITIO ALLEGRO_SIP_I Display pads of SMD components on correct layer3 V# w( t5 g0 ?6 Q# d
1709319 ORBITIO USABILITY OrbitIO issues an error about Device template while importing brd with Bundles% ~* y8 e, v# w+ c' \
1741150 PSPICE ENVIRONMENT Need a way to prevent the 'pspSimSetting.js' file from being overwritten by a hotfix installation in 17.2& N5 s* Y  C4 [5 O5 H. s
1735354 PSPICE SIMULATOR Access to custom nom.lib is not working as expected! I- I' [2 G; g/ M' ?% f4 }, x
1716523 SIP_LAYOUT COLOR Tool crashes on using the PageUp, PageDown, and Tab keys in the Color dialog box.


6 D. U! S* R, M0 T; Y9 }

下载:http://www.dongeasy.com/hardware-design/pcb-design-guidelines/13192.html


, k6 N+ S% r% [- R# F* Q/ \0 S
作者: crskynet008    时间: 2017-6-13 15:08
已经出021了  希望LZ分享!
作者: szhot    时间: 2017-6-14 09:49
期待分享....
作者: Csec    时间: 2017-6-14 11:08
多谢分享,我也分享一个,Allegro软件速成100讲
1 |: N! u5 Z* v1 B% v链接:http://pan.baidu.com/s/1jI1GSEa 密码:wq5t
作者: david_kolo    时间: 2017-6-14 21:08
多谢分享,更新很快啊
作者: szhot    时间: 2017-6-15 10:47

作者: 终究只是我以为    时间: 2017-6-18 18:28
求教,这个软件怎么安装?
3 E; \' \( l$ x/ I) a" G
作者: koncc    时间: 2017-6-19 08:34
感謝分享




欢迎光临 EDA365电子工程师网 (https://bbs.elecnest.cn/) Powered by Discuz! X3.2