更新如下
5 S1 c3 E! h4 s8 bDATE: 01-15-2016 HOTFIX VERSION: 063* U) U. s) j! x1 p
===================================================================================================================================
+ _. U5 d0 [. l( T3 XCCRID PRODUCT PRODUCTLEVEL2 TITLE" F; Y6 }4 h; i4 U, }" [
===================================================================================================================================
6 d5 }) B% e; B1472414 ALLEGRO_EDITOR SCHEM_FTB netrev changes pin-shape spacing rulein constraint region
- O; z; q) F5 X [1494194 CONCEPT_HDL CORE Random display of the'PHYS_NET_NAME' property in hierarchical designs
! Z+ b+ t9 i$ r! p, \. w5 l1500190 ALLEGRO_EDITOR EDIT_ETCH Snake Router Creates Line-to-Line DRCs
3 g U" w# n1 i# g$ b8 l1501093 SIP_LAYOUT OTHER Package design variant showswirebonds connected to a die which is not part of the variant
6 t4 S5 _- z- G+ T, r1509184 ALLEGRO_EDITOR DATABASE BB vias in mirror have terminal padssuppressed by artwork
4 x0 R0 v0 A% p9 \- J1511397 SIP_LAYOUT TECHFILE Tech file exported from release 16.5cannot be reused in SiP Layout in 16.5 or 16.63 V5 `; j1 G$ T+ }4 R
1511744 ALLEGRO_EDITOR OTHER Allegro PCB Editor removes propertyfrom component instance
0 L/ m' }# |# X( n5 k; H1511761 SIG_INTEGRITY OTHER Allegro PCB Editor crashes onrunning the cns_show command.8 C! ?! a8 t6 }" ~
1511787 ALLEGRO_EDITOR INTERFACES IPC-2581 not exporting overlappingshapes correctly. ~; x$ o6 H" v$ H
1512071 ALLEGRO_EDITOR OTHER The color of 'SHAPE PROBLEMS'subclass is reflected in the color of 'NCLEGEND-1-4' subclass when executingPDF out
6 X2 e& p9 @! }. l8 {1513085 CONCEPT_HDL CORE NC pins combine with NC_1 androuted as one net in Allegro PCB Editor5 N( Q2 D$ P1 L+ ^: v6 s& p
1514469 CONCEPT_HDL CORE Unable to get rid of an underscorefrom the PHYS_NET_NAME property! W. _: T2 P, D6 X6 c' {9 X
1515318 PCB_LIBRARIAN IMPORT_EXPORT Import Pin Table: 'CTRL + C' and 'CTRL + V'not working correctly9 d- e) N; Y% v! ]6 O+ r
1516093 ALLEGRO_EDITOR PADS_IN Pads library translator does nottranslate slot orientation
- c1 M; w0 f2 t( k. f1517351 CONCEPT_HDL CORE Genview does not update anexisting split symbol
3 G" Q* x( @" z3 v; t `1518032 CONCEPT_HDL SECTION How to get rid of error 'SPCOCN-2009- Symbol has the SEC property but the required SEC_TYPE property is missing.': {- p+ s* q v$ D" G; C% p5 l3 A
1518724 PCB_LIBRARIAN PTF_EDITOR PTF Editor is not saving changes
4 p& n4 {9 z- n* S1 B+ h( G1519518 CONCEPT_HDL OTHER Genview does not generate splitsymbols6 c! l4 ^1 s8 O- d/ m9 j
1519623 CONCEPT_HDL CORE Differential pair added to aNetClass does not display 'NET_PHYSICAL_TYPE' on the canvas
- Z# O) ^( d! U$ z0 W! E; |1520207 CONCEPT_HDL CORE Genview crashes after renamingports
不用谢。要的自己拿去
。
