EDA365电子工程师网
标题:
数模混合仿真问题，求大神帮忙~~~
[打印本页]
作者:
jmchf
时间:
2015-9-11 16:08
标题:
数模混合仿真问题，求大神帮忙~~~
我在做数模混合仿真的时候，在config中调用模拟电路和数字模块的symble，但是在进行display partition>all active时，系统报错：
& I, H; {7 ]: L! }, T! R
\o *SYSERR: Unable to hdbBind for inst I15 in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
9 j7 j5 {( c' P. N8 K
\o *USRERR: Selected context view string 'spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl'
' i+ L( w6 Q" S" n* ?: {" d0 o
\o offers no suitable view for inst I15 referencing placed master design.add_and_mult.symbol
3 D! l' a2 ?/ j) G* d- ?% P
\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
. O5 K0 i4 F8 l9 y: w
\o Please check HDB configuration or library setup.
. i! u& J$ B' h4 v, F2 ]! E
\o *USRERR: Selected context view string 'functional'
: l5 L/ N0 _( ]3 K! e* ?) s
\o offers no suitable view for inst I14 referencing placed master design.average.symbol
$ `7 v, p; Q% e: s5 i1 i' B; f
\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
- S M# c+ k* F* {& w3 W. C. v5 T
\o Please check HDB configuration or library setup.
c& S- h- {% f
\o *USRERR: Selected context view string 'functional'
( B( A. V) p0 e" |
\o offers no suitable view for inst I12 referencing placed master design.unit2.symbol
. a- X% S5 ?- U9 j
\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
R8 z: @3 h/ W
\o Please check HDB configuration or library setup.
: I4 U5 C2 W1 P
\o *USRERR: Selected context view string 'functional'
B3 O( L, o( r( x. C, G3 t
\o offers no suitable view for inst I11 referencing placed master design.unit1.symbol
: c* L4 O) y- z# Q" W+ b
\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
0 Q6 |) U: w1 j: Y2 M/ ^
\o Please check HDB configuration or library setup.
: |" `8 R% V0 p/ b3 C e
\o *USRERR: Selected context view string 'functional'
/ K! K6 ]+ @: F* j' Y
\o offers no suitable view for inst I4 referencing placed master design.encode.symbol
6 J/ _9 q8 `- l- q# a2 m. u
\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
8 Z; f) |& ]) o! e; \. T L
\o Please check HDB configuration or library setup.
# _ e! Z5 o7 | Y
\o *USRERR: Selected context view string 'functional'
- y! E9 K! M6 ^7 L5 C
\o offers no suitable view for inst I2 referencing placed master design.encode.symbol
0 H1 K6 Y1 Y6 }3 _
\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
% b+ X4 y4 g' f( ], |; C
\o Please check HDB configuration or library setup.
! e6 `8 F7 m& M+ L- d
\e *Error* Failed to partition the design.
! m: \* |3 r9 {1 {4 z4 C) P
\e
! p! N, z( X& f5 j" a6 L0 p
\e *Error* mspDisplayPartition: Failed to create network
X7 F/ b+ \! J: e, ?
3 w; Z' @, p' R' D
这是什么问题啊？求大神帮忙解决一下，鄙人不甚感激！！！
/ x8 Y, W) G; q% X9 q1 }" ~" U' D
作者:
jmchf
时间:
2015-9-11 16:09
还有就是里面的xxxx.symble全是数字模块的，模拟模块没有出现问题
欢迎光临 EDA365电子工程师网 (https://bbs.elecnest.cn/)
Powered by Discuz! X3.2