|
|
[ComponentDefinitionProps]
9 F( l w1 E( P: U7 |& ~9 ^ rALT_SYMBOLS=YES! b- c u8 E- b1 S
CLASS=YES; i% N2 }1 a" v0 g* b0 B
PART_NUMBER=YES; c! E8 z/ g" T; d' |+ G
TOL=YES
) h9 \. T7 h4 K; S' OVALUE=YES
& K0 @" I( X7 w# _8 EPOWER_GROUP=YES c W) P+ o( Q7 a% F* z
SWAP_INFO=YES0 H$ Q: S5 I9 E% _$ p
7 W: y5 M8 J: u( ^1 a
[ComponentInstanceProps]
( Y. v! p! f/ @, q- r6 h# jGROUP=YES! p8 A' v* c4 Y
ROOM=YES
5 g6 f8 y1 e( P' b: V- _VOLTAGE=YES
& T" W j* W* uFSP_LIB_PART_MODEL=YES; k* Q' M% _2 w
FSP_IS_FPGA=YES
" g) f5 m, y" A8 HFSP_INSTANCE_NAME=YES
m: v/ \7 i+ N" aFSP_INSTANCE_ID=YES7 q. l* ?! R _( z( [ y- |; X, I8 b
/ ]6 p' v) H* u2 F* E9 {
[netprops]8 c, H! x/ K. |- j! F5 r$ E M
ASSIGN_TOPOLOGY=YES
6 [0 t+ G) `7 x; W" ^0 xBUS_NAME=YES
3 [. M3 M- c/ e8 o2 H+ K) S3 `CLOCK_NET=YES
* U& V' Q" d% B! V# M& ]( _8 gDIFFERENTIAL_PAIR=YES
+ v+ b0 e/ d$ ]+ I0 [DIFFP_2ND_LENGTH=YES$ t. `# I& n: h7 E. c
DIFFP_LENGTH_TOL=YES
; B, K2 E" B" }2 a2 g. N4 nECL=YES
- X* |. R9 Z8 U# K7 N$ i2 f$ y3 hECL_TEMP=YES e. K( `) B9 L- A: t
ELECTRICAL_CONSTRAINT_SET=YES
1 S; V% A" L9 Z' n' gEMC_CRITICAL_NET=YES* ]1 T, H# X. \% T# ~6 m+ ?! C6 ]5 N
IMPEDANCE_RULE=YES
& Q( n& v1 a3 a* @$ L1 }8 O VMATCHED_DELAY=YES8 D8 K' f6 W; C8 ^
MAX_EXPOSED_LENGTH=YES
, w9 z/ ?" ^- q, u4 uMAX_FINAL_SETTLE=YES
0 r! ~) _+ }: {! z& b' Q2 VMAX_OVERSHOOT=YES9 U* p7 Y9 Y4 O5 Y5 m: |
MAX_VIA_COUNT=YES! u5 r% ]/ i( X: M x, Q1 g
MIN_BOND_LENGTH=YES
% x6 r6 G/ w4 m4 ^! W+ ZMIN_HOLD=YES2 {, p" v0 S2 B: o, o! ^
MIN_LINE_WIDTH=YES8 b8 A! }. b! F8 p0 B! q3 b
MIN_NECK_WIDTH=YES, t& V! J. \. j: ]" B
MIN_NOISE_MARGIN=YES
0 G. h) I9 \) k; JMIN_SETUP=YES
6 E( h! t8 t, T f1 g$ k( }NET_PHYSICAL_TYPE=YES9 ?5 Z h( S* A; l K% J" O
NET_SPACING_TYPE=YES
8 A3 Z( a8 j; n. U/ FNO_GLOSS=YES% C( v$ B* X) Y* e
NO_PIN_ESCAPE=YES
8 s2 {* K |: L2 r$ p8 yNO_RAT=YES+ U, m& o" W* V2 q& U1 {$ N
NO_RIPUP=YES+ p t8 V J7 {6 l
NO_ROUTE=YES
. K2 V% e5 p2 l' ~NO_TEST=YES
* Q2 i1 r1 H$ S, A" Y7 fPROBE_NUMBER=YES3 \" q9 @: Q: M( a+ f' g: V4 r
PROPAGATION_DELAY=YES# @" r- F% C: t$ x7 l0 s' Y
RELATIVE_PROPAGATION_DELAY=YES
% {" y5 o. ^" RRATSNEST_SCHEDULE=YES
4 S0 H7 h9 O$ b' p) eROUTE_PRIORITY=YES: |" m9 c. v3 |) J8 o
SHIELD_NET=YES
9 o9 p6 x4 i9 [* \) a1 q* sSHIELD_TYPE=YES: N& f# X. ]+ w7 H
STUB_LENGTH=YES& p5 z, K% i3 K
SUBNET_NAME=YES
. k/ p$ o) j, e7 LTS_ALLOWED=YES
8 `- `/ c3 _; z. \8 p8 k! @VOLTAGE=YES
; C, _" K4 P0 H+ h! T, f$ T$ }6 jVOLTAGE_LAYER=YES0 ?! ], `* c5 |+ q+ c
FSP_NET=YES$ w: S4 m/ |' s: t& }* Q% `! C l9 u
FSP_BUS_INDEX=YES$ w2 T5 H9 p6 {6 [( I N
3 ]$ v; }9 {7 b5 r7 o; d+ W[functionprops]
1 y: _2 L+ T! ]% b/ A# eGROUP=YES( M; L' B/ z" V% ]+ ~
HARD_LOCATION=YES
6 ~) x+ Q9 a, R# [- Z; u FNO_SWAP_GATE=YES9 {- P- p9 r8 ^3 y) l' L0 h
NO_SWAP_GATE_EXT=YES
. ~; r# u8 t" J pNO_SWAP_PIN=YES4 ?8 W) b1 f$ c5 O
ROOM=YES0 b2 }: n# g3 t+ n% A5 s( l
; Y# x2 m4 R6 F- @+ k# M
[pinprops]
0 T: T' l; o5 B) w; @0 B. p q. uNO_DRC=YES
+ X5 r) y+ \0 L1 D; |3 hNO_PIN_ESCAPE=YES; _4 r r/ E, N
NO_SHAPE_CONNECT=YES# r4 B) @( M+ P3 f/ g8 ?
NO_SWAP_PIN=YES
( J6 A/ h4 K4 JPIN_ESCAPE=YES 没看到呢 |
|
楼主: 332000665
/1 
楼主
发表于 2011-4-26 10:59
0 [8 u$ u$ j" ]' l2 {
发表于 2011-4-26 13:53
～樓上大大說的沒錯 ，修改完allegro.cfg我都存在別的路徑，轉NETLIST時再去指定路徑，就不會從新安裝的時候，又忘記改