|
|
[ComponentDefinitionProps]0 `0 @4 p2 T( Y2 [7 ~! e$ S; U
ALT_SYMBOLS=YES
+ l/ c; d: U5 ?& O0 ]CLASS=YES
* J' a1 U$ [. a. x$ U8 RPART_NUMBER=YES. }. {2 U: R. R7 q3 s+ f
TOL=YES: S& i# J7 N& k; @5 r7 x% h& j5 {/ \
VALUE=YES" E+ z! g+ X. m' e9 Q
POWER_GROUP=YES" b7 O& `: V9 v7 T( M' X
SWAP_INFO=YES* c2 v# ]1 {5 R! a
, O; X$ @9 b# ~1 x[ComponentInstanceProps]
" d; o" G8 u: qGROUP=YES( {; i8 S+ n* E& \/ X! T2 B* M
ROOM=YES" h v3 t0 ^; V7 o" c3 q" Y
VOLTAGE=YES
6 [8 H8 j+ n; r# J% y, EFSP_LIB_PART_MODEL=YES
1 }; V! a1 Z& `" s' s' eFSP_IS_FPGA=YES
1 } f1 f# }: o n6 GFSP_INSTANCE_NAME=YES
# \6 N. |9 v) BFSP_INSTANCE_ID=YES8 l# s" p* r0 L
* `( A4 p3 [" ^7 W# G0 x[netprops]. v4 B* X; n4 o( y c$ R6 ?- W& Y, |
ASSIGN_TOPOLOGY=YES
3 `5 b9 G1 S) O8 Y0 \5 YBUS_NAME=YES
) M* i3 O/ ?. P( ~( S3 n: dCLOCK_NET=YES% u7 b, p9 S- `' H( L; w, l
DIFFERENTIAL_PAIR=YES& A. ~8 `* x' h) b0 d- e( m$ G, _4 u! f
DIFFP_2ND_LENGTH=YES8 j# H4 z8 H( X) P
DIFFP_LENGTH_TOL=YES/ X7 q( o7 B, y5 ]2 z8 s$ P) b
ECL=YES
: r: S3 V" M% |' C+ D7 ?* E, ~, c, }ECL_TEMP=YES+ z( s( v0 `; {) t" Z3 Q
ELECTRICAL_CONSTRAINT_SET=YES
+ M# m( i& s4 O8 U3 UEMC_CRITICAL_NET=YES
, l# d: t8 k, L9 d* J7 gIMPEDANCE_RULE=YES
8 j+ N3 E+ E& I0 _4 Q& B/ \. h9 G. K) O, WMATCHED_DELAY=YES
/ t4 u2 y% [$ H( W9 IMAX_EXPOSED_LENGTH=YES
3 Z: x: j# d* A) PMAX_FINAL_SETTLE=YES% z% r! A- e* Z. W$ P3 D
MAX_OVERSHOOT=YES
2 i+ `; g7 v1 u! `. BMAX_VIA_COUNT=YES J( |" _8 |3 P0 ~: f }
MIN_BOND_LENGTH=YES8 w1 n7 W3 E& {( _; h1 g: ^
MIN_HOLD=YES
+ y/ c1 q; R# v. w' lMIN_LINE_WIDTH=YES
8 c' ?- O, e" j/ A* X: bMIN_NECK_WIDTH=YES
|/ V: v, N! d$ C pMIN_NOISE_MARGIN=YES
" w6 F' D9 V, LMIN_SETUP=YES
) \5 x) J$ O# [" d9 vNET_PHYSICAL_TYPE=YES
9 B, f) D& K" h6 {) RNET_SPACING_TYPE=YES
3 I) h" e0 y) {2 oNO_GLOSS=YES: i) a$ D! C1 \* L5 k2 c6 T1 G! x
NO_PIN_ESCAPE=YES
, O& T; j4 l7 I) Q! X4 C6 tNO_RAT=YES
" J% s* g) ]8 V: W/ {: P3 ^# rNO_RIPUP=YES P- |' t# `* H8 L$ o! `
NO_ROUTE=YES7 L% v6 W% P9 M: |% s7 h3 V
NO_TEST=YES& D" y4 g1 [ [, Z% B
PROBE_NUMBER=YES
& l# [3 a3 u9 j dPROPAGATION_DELAY=YES! B# }; R: e9 a' M
RELATIVE_PROPAGATION_DELAY=YES. w7 l2 L; F! J5 C0 N x+ r7 W
RATSNEST_SCHEDULE=YES
: x5 t" i; k" F) }- bROUTE_PRIORITY=YES$ T. i# Z# p, a5 b6 e, b6 @4 y) P
SHIELD_NET=YES
9 t" B g! i( {% WSHIELD_TYPE=YES
$ M) ` F. w/ Q, K5 Y( BSTUB_LENGTH=YES: x/ v: t# @* w) t# o- N
SUBNET_NAME=YES
0 K% ?7 U8 }1 Y4 m; l9 s) iTS_ALLOWED=YES# X9 c5 [* g. N, ]7 _& q
VOLTAGE=YES
# l! O1 H" t8 q! Q0 s9 ~2 U: BVOLTAGE_LAYER=YES! O A1 d f' n: ]$ P0 H
FSP_NET=YES% T* t+ L& m0 g3 J
FSP_BUS_INDEX=YES
/ M: C7 C2 Y7 }( J% ~8 v' }6 A# b
; V) j! Q: n& k( G7 r( f; m[functionprops]
3 ~2 K( ~, C- j& rGROUP=YES
5 W! ]- S4 g$ AHARD_LOCATION=YES* | k7 ?% l6 y0 R' \$ J
NO_SWAP_GATE=YES
6 Y# ]3 w* N4 }! O" U0 I! C* _- GNO_SWAP_GATE_EXT=YES, x5 o1 J( D5 c0 j0 m) G' _
NO_SWAP_PIN=YES$ \' F2 s8 b" ^; _' l( p( J
ROOM=YES" X3 W# ^9 ~) \3 g/ N; F2 n
$ j& ^' {* C: U6 c W* M: x& f' u
[pinprops]
2 w, ~2 C$ f0 T; Q- oNO_DRC=YES3 O4 B0 \3 x3 P/ r
NO_PIN_ESCAPE=YES& v) R0 s$ e8 N2 \2 G& D
NO_SHAPE_CONNECT=YES2 J" o" n) c8 K3 e3 m! ?7 S
NO_SWAP_PIN=YES. k6 ~5 [9 t5 A ?
PIN_ESCAPE=YES 没看到呢 |
|
楼主: 332000665
/1 
楼主
发表于 2011-4-26 10:59
发表于 2011-4-26 13:53
～樓上大大說的沒錯 ，修改完allegro.cfg我都存在別的路徑，轉NETLIST時再去指定路徑，就不會從新安裝的時候，又忘記改