找回密码
 注册

QQ登录

只需一步,快速开始

扫一扫,访问微社区

巢课
电巢直播8月计划
查看: 3115|回复: 13
打印 上一主题 下一主题

ORCAD导入网络表后出现这种情况一般哪里有问题?

[复制链接]

30

主题

71

帖子

324

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
324
跳转到指定楼层
1#
发表于 2008-7-23 17:42 | 只看该作者 回帖奖励 |正序浏览 |阅读模式

EDA365欢迎您!

您需要 登录 才可以下载或查看,没有帐号?注册

x
请各位高手帮忙看看,ORCAD导入网络表后出现如下的错误:
4 y2 _( S8 _9 R- }Reading file --  C:\ORCAD\FIC8120(REWORK).asc8 b5 s& j4 g) @9 o
*Unspecified or unsupported version of ASCII file
, T  }4 ~9 r5 V* Q$ [' z*PADS-PCB*$ T- ]! b5 d3 B$ H7 a2 z9 C
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ARMICESEL2 e) G& q8 F. R
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_GOICE' l& `0 S1 H+ n+ V& Q
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_TCK
/ E0 O+ b# k% I7 `" H*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_DBGACK
1 I% D6 w! I0 o# s: {! J*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_PHY_LINKSTS& j8 h1 s) N& V/ ]
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_TMS
' q8 b; Y) D, O3 b*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_DV4 o0 `' o6 X9 t5 {' Q4 a! E
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_ER% F' @5 c) s* v( u. W# y0 k
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S4_TXD9 e1 l) f6 c( d' B6 J
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_CLK
7 D  u3 `( \$ b6 g# \*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_TRSTN4 H1 v% r2 Z0 x9 F. C/ q( W
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_MDC
/ X* v& T1 h) k7 K& S2 m*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S4_RXD, z. x/ H+ }+ V
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD0
6 O( A! i3 |1 @, f*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD1
4 A4 e5 E; c: [' u*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD2( q6 @: n7 F( x2 ^0 P, j2 J6 W
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD3
4 W0 t; N+ V* T/ h  h*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S2_TXD_16866971) o; g( {/ G. j. a; A
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO6_16866325
. z: }: P: _. n*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO7_16866325  X  q8 E4 S0 I8 w
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_PCLKIN_16866325
3 m  ^2 r* b7 P- J8 w5 d( B# W*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD0! p9 {) W' y; b( @% j
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO5_16866325
5 q% P7 L! c4 O0 ]- V, L1 Y( W*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD1- j4 B0 _* Y3 w- M  f
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal U_VBUS_16866872
/ i  b; Y$ O( n*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD2
7 I* g$ f/ G' x& ~! Q7 |6 w*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI5_168663259 X" c% A* B7 L' O
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD3" u9 V/ S$ ?3 D7 R) |* V, H
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_PHY_LINKSTS_168663250 r$ X% `) ]: v# {# M) M; e
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S1_TXD_16866971' m$ h* l* [0 w& R* ?
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S3_RXD_16866971# E7 X) d8 j! n% I, ~
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal U_PWM_EXT_168668729 o* x1 X! O! Q  j# }1 ^% Y
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI3_168663253 H! }, r9 u) d; a2 V0 U
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI2_16866325
/ U* x1 C4 R; X*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal U_PWM_OUT_16866872' i5 X& U9 t7 K1 z
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI0_16866325
4 J+ y. ^# [7 i7 ?3 f*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO7
1 O+ p/ l( e/ D/ L4 o*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO0
$ C! B* G2 E1 A4 M/ w3 ?*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO1
! D* E9 A$ S; B5 z" H*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO2
& w+ b3 y5 \3 c' A1 U1 i& X; f*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO3
4 x/ M9 |9 N$ U*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO4
1 z2 K1 @( c: F: C$ m*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO5/ @) g7 `  K# U. t
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO67 s$ l9 j1 A  A  h
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal N20752712
# N6 ?* I6 o0 Z, N; C$ e! v*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal U_PWM_PDMOS; l% y& M  g- X$ [( J
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal N185289026 r% C, Y% a$ G
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal A3.3VAUD( `' L7 s9 s/ \, ]- B1 M( b
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S2_RXD; r: a- ]! s! y0 g
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S2_TXD
/ O2 {! L2 `. u9 y5 M2 C*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD1_16866325
; A; e7 z% }0 I: M+ A*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_ER_16866325
* F5 t  \2 a/ G5 \1 X9 ^*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_MDC_16866325
' ?& A2 N2 O- z# Q' k2 p) z*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_CLK_16866325( [. Y2 @/ `  U- _  ~$ M% _0 m
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TX_CLK_16866325
; O3 y& L+ Z+ [*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO2_16866325
" F1 d5 d9 t, }*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_CRS_16866325
9 p% D& B; `& L" |8 P% K& ?*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_COL_16866325& b8 P+ T8 G% D" Y' w* Q
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_DV_16866325
6 {, N, X9 k" G*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD0_16866325) E$ x$ U% p/ [% n+ R2 W
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD3_16866325
# {. |5 B% b6 x# d*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO4_16866325
+ b6 B. J  r( @4 R/ x2 C9 P. }*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO3_16866325: Q4 T! f" ^  i) }* c2 F7 }
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI6_16866325) E* d: N+ j+ A. M
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI4_16866325) g- Z) k8 X8 m  j/ k
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S4_TXD_16866971
/ i8 v. }4 C8 W5 @*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD2_16866325
  ], p5 E# a& p' |/ X: n$ c' s*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal U_PWM_PDMOS_16866872
! ~; X( i2 Y) }+ Z6 H6 r3 O! U9 w*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD0_16866325
  {$ j- i7 x/ h*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO1_16866325
& o; R' F3 s- W# _' ~, Y/ p*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal SD_WPN_16866872
. l( s' e+ x: F% G% u3 J& V, p1 s" o*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO0_16866325% _* ]  S+ ], K, Z! R* N
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal SD_CDN_16866872
9 u, H; \2 h, m  s2 M*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD2_16866325
  R( O5 @7 _' _; @5 Z*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD1_16866325
0 e. @& y1 V2 Z! D0 T$ w*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD3_168663255 o! u+ K( Z0 K7 E6 `4 k
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S3_TXD_16866971
. r" A- L9 {; {4 C% D- I9 k*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TX_EN_16866325
0 d. _/ M0 q, ^/ n2 a*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S1_RXD_16866971  k6 h9 l1 ~3 m
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S4_RXD_16866971# e3 k2 I3 Z" M( \$ i# @
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI7_168663254 X. \9 P' U6 Y
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S3_RXD1 {6 o0 n8 ~* |: s0 D
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI1_16866325
* w9 I  N# z/ {) C. _7 {# c$ q( I2 ]*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S2_RXD_168669718 v$ x  h1 k- `! Q
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S1_TXD, Z4 k7 p+ e: P0 \+ S* P
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TX_EN* k5 `- w" x; K' q. g' J0 w! a
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S3_TXD) M6 }3 u5 O# b: u# {
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S1_RXD
5 F0 c+ I; q+ w*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TX_CLK
$ D* M0 o; w  S& e1 R$ K* w) f  y*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_TDI
- X- d4 J' a4 h/ a2 c6 x8 U9 r% _4 t*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_TDIO
, A/ l, r. W4 h" ~*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_CLKOUT
0 h2 f) |- [  M$ JWarning: deleting signal ARMICESEL& t/ d8 g/ a  k
Warning: deleting signal ICE_GOICE5 l0 [+ q& L( p* R; }
Warning: deleting signal ICE_TCK9 C( A8 d* Q/ z. u+ h1 j9 ?
Warning: deleting signal ICE_DBGACK
/ I, Y5 J% a, G" z2 d7 ]1 A+ Y) uWarning: deleting signal MAC_PHY_LINKSTS
) F( R# m$ M: C/ B$ RWarning: deleting signal ICE_TMS0 b. r! L1 ?1 D* D; j
Warning: deleting signal MAC_RX_DV+ g( T4 c* e2 N% o0 P6 ^) B8 X) X: x2 `
Warning: deleting signal MAC_RX_ER
% B9 g! s9 ~  _0 \; l+ JWarning: deleting signal S4_TXD0 w% M( i: ~* a
Warning: deleting signal MAC_RX_CLK- {% O7 [: ]% l& n
Warning: deleting signal ICE_TRSTN
+ Z3 ~. |5 R- V+ D$ d% ]Warning: deleting signal MAC_MDC% n. H3 G- n) j5 _
Warning: deleting signal S4_RXD
. T/ Z" {0 @9 J5 x/ xWarning: deleting signal MAC_TXD0# ^! s9 C2 g4 o
Warning: deleting signal MAC_TXD1
/ k# n7 }5 L1 l: L5 G% w* gWarning: deleting signal MAC_TXD2
& Y3 ~0 \# p1 c4 K$ K; a0 TWarning: deleting signal MAC_TXD3% e. g) i) N# U) C5 t' _0 x  l
Warning: deleting signal S2_TXD_16866971$ ~! y) q6 e2 {
Warning: deleting signal V_DO6_168663256 O8 u8 H1 E- p* m1 V
Warning: deleting signal V_DO7_16866325( c6 R8 P9 g, p
Warning: deleting signal V_PCLKIN_168663254 Q0 ]0 ?- O2 E1 }. _7 @1 D
Warning: deleting signal MAC_RXD0$ D8 L+ Y6 _4 c* M
Warning: deleting signal V_DO5_16866325
/ P/ ?  R7 @% a& nWarning: deleting signal MAC_RXD1
5 c7 _5 Q" n# C# m$ S3 ZWarning: deleting signal U_VBUS_16866872/ x$ P% M0 K1 R$ z& O
Warning: deleting signal MAC_RXD29 t# H& O- ~- w: r: Z
Warning: deleting signal V_DI5_16866325
1 [6 U( }1 T! QWarning: deleting signal MAC_RXD3
4 H# v# U3 r0 O) JWarning: deleting signal MAC_PHY_LINKSTS_168663257 R( P$ _: ^: s8 R; i+ R
Warning: deleting signal S1_TXD_168669711 k* x& \# ?+ ]1 k6 E1 l# C# ]
Warning: deleting signal S3_RXD_16866971' A& h( x' }2 I
Warning: deleting signal U_PWM_EXT_16866872$ {, f3 w* R7 \$ J  F3 G
Warning: deleting signal V_DI3_16866325
& Y; y( r# X7 ~  `; ?) P2 }Warning: deleting signal V_DI2_16866325( \, o$ T1 F; v6 M. J0 _: ]' z8 H
Warning: deleting signal U_PWM_OUT_16866872  H, F/ W, r/ u' I% e) k# j
Warning: deleting signal V_DI0_16866325
5 d( E' O# P, S5 HWarning: deleting signal V_DO7  u; B  y, F2 {$ W7 h0 a5 p
Warning: deleting signal V_DO0
$ v7 v. s0 o  R9 e- W9 Z- h3 ?Warning: deleting signal V_DO1
- J7 ^' G0 |" `) ]: l5 d/ ]Warning: deleting signal V_DO27 E0 p- o. Q* [7 i+ f6 |3 C. l" n
Warning: deleting signal V_DO3
7 B9 E0 R1 ?4 B& QWarning: deleting signal V_DO4
# w' @, U, B3 C9 r$ B7 H' gWarning: deleting signal V_DO55 N" o7 J7 q' Q" n
Warning: deleting signal V_DO6
1 Y. G% I) m9 e1 X3 l3 A4 LWarning: deleting signal N20752712: Z, u3 c7 \5 p' j. _1 _, k) r
Warning: deleting signal U_PWM_PDMOS
$ }9 F0 R5 ^. P( N9 }- SWarning: deleting signal N18528902
! k" _, {/ @2 e& FWarning: deleting signal A3.3VAUD0 i% H# x4 Z7 i
Warning: deleting signal S2_RXD  O- h; o0 U- _' t2 t
Warning: deleting signal S2_TXD
0 U* o: \5 a* pWarning: deleting signal MAC_RXD1_16866325+ U/ n8 ^& H: ^  q4 p  L7 J
Warning: deleting signal MAC_RX_ER_16866325
5 w- F0 [4 [! g: f8 CWarning: deleting signal MAC_MDC_168663251 p/ m3 W) G+ P' }3 n' {) r' ]
Warning: deleting signal MAC_RX_CLK_16866325& U$ _/ c3 c' D4 g/ u  u# Y
Warning: deleting signal MAC_TX_CLK_16866325
% n7 f1 [2 K- z. O0 g* m  MWarning: deleting signal V_DO2_168663254 Q" l7 T/ L4 ~: J
Warning: deleting signal MAC_CRS_168663257 q* l: @7 S, r1 n; _
Warning: deleting signal MAC_COL_16866325( Q1 S) h/ d  ]" U4 l$ G& \' t
Warning: deleting signal MAC_RX_DV_16866325; C  K7 T0 _" Y6 q
Warning: deleting signal MAC_TXD0_16866325
8 V* S5 I: y: U3 wWarning: deleting signal MAC_RXD3_16866325
+ r; j* b- Z$ U& ~Warning: deleting signal V_DO4_16866325
9 k, S" g4 t7 m8 CWarning: deleting signal V_DO3_16866325$ w$ p* i# a5 W; [
Warning: deleting signal V_DI6_16866325( q3 z' U9 T- Q. O8 a/ M
Warning: deleting signal V_DI4_16866325
3 A  X: f' A" MWarning: deleting signal S4_TXD_16866971$ j0 Q" i5 x7 K. ]0 N
Warning: deleting signal MAC_TXD2_16866325
6 K4 V. y! _. GWarning: deleting signal U_PWM_PDMOS_16866872
2 f, j5 ]$ \0 @4 }' `Warning: deleting signal MAC_RXD0_16866325
8 t2 B4 u- R8 z8 ~" x( @9 |& WWarning: deleting signal V_DO1_16866325
5 w5 t( r$ r  r# k) t5 z$ n4 NWarning: deleting signal SD_WPN_16866872
  H; q0 ^+ z% g. t, \: K5 X) _Warning: deleting signal V_DO0_16866325
- t( g" _8 O1 W: X* E, AWarning: deleting signal SD_CDN_16866872
" ~& N' v' ~2 ^! B, h4 GWarning: deleting signal MAC_RXD2_16866325
  m' p' M$ H) z9 m- y% }Warning: deleting signal MAC_TXD1_16866325; t- v: N9 C# l7 C9 W
Warning: deleting signal MAC_TXD3_16866325) ?; I  y4 d' _
Warning: deleting signal S3_TXD_16866971, H7 c# Y7 g* ^" h% k$ d! {
Warning: deleting signal MAC_TX_EN_16866325
! v; R" I3 O3 J, C6 _. zWarning: deleting signal S1_RXD_16866971
3 R$ r- r1 `# V  L& W: UWarning: deleting signal S4_RXD_16866971+ E9 B4 l! s, H' v/ k
Warning: deleting signal V_DI7_16866325. j/ d) f5 A! _/ Z8 `7 E! X
Warning: deleting signal S3_RXD7 e8 Q% d4 L! ]1 t: o0 R+ C( e/ d& l
Warning: deleting signal V_DI1_16866325
) [7 y. \" ^9 e/ q5 X& w1 }Warning: deleting signal S2_RXD_168669717 T5 R; _" I+ V% k2 b4 k! g) q' ^5 i
Warning: deleting signal S1_TXD1 f- H, w. I6 b7 o
Warning: deleting signal MAC_TX_EN
$ z; l" {; h0 o1 }Warning: deleting signal S3_TXD6 R, y! Z/ l. r. X7 p6 N3 N* S
Warning: deleting signal S1_RXD% N6 o7 H0 a5 t: Q, }
Warning: deleting signal MAC_TX_CLK
1 m" D: h/ \/ L" b4 Z7 ]1 f6 L' bWarning: deleting signal ICE_TDI, D/ C) @" B3 e. G( K
Warning: deleting signal ICE_TDIO! w( S8 n( _! y
Warning: deleting signal V_CLKOUT6 C9 M  O; L2 P# W
**INPUT WARNINGS FOUND**
分享到:  QQ好友和群QQ好友和群 QQ空间QQ空间 腾讯微博腾讯微博 腾讯朋友腾讯朋友 微信微信
收藏收藏 支持!支持! 反对!反对!

1

主题

61

帖子

-2万

积分

未知游客(0)

积分
-21970
14#
发表于 2008-8-4 19:31 | 只看该作者
你的pads的库中没有你在orcad中使用的封装,添加或修改封装后就可以了

0

主题

4

帖子

-1万

积分

未知游客(0)

积分
-11982
13#
发表于 2008-7-25 14:30 | 只看该作者
应该是sch里原件的part和footprint属性与pads layout library中的不对应匹配造成;还有和你生成netlist的dll文件版本有关(见下图),因为不同版本的dll产生的文件是不同的(主要反映在原件属性的对应匹配上)

Snap1.jpg (40.45 KB, 下载次数: 2)

Snap1.jpg

30

主题

71

帖子

324

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
324
12#
 楼主| 发表于 2008-7-25 10:53 | 只看该作者
Thanks!

10

主题

108

帖子

310

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
310
11#
发表于 2008-7-24 23:30 | 只看该作者
原帖由 kris_2008 于 2008-7-24 17:54 发表 9 j! p: O" Z7 V2 D. k+ C
我已经用OFFPAGE连接而且在整个DSN中用EDIT下面的FIND找网络也可以找到,但是进行DRC时候就有这个警告,现在只剩下下面这个warning了.对了还有个问题就是我的CPU原理图用分块做的,本来想改PIN TYPE的但是我点其中的一块 ...
* `( H* h: y7 e0 K9 t# V" q. Z  d
0 v! y: C, _$ s: [5 d. P
PIN的属性不匹配。不过没关系,不会影响Layout,网络都是链接好的了。

评分

参与人数 1贡献 +5 收起 理由
tianhao + 5

查看全部评分

14

主题

143

帖子

2621

积分

四级会员(40)

Rank: 4Rank: 4Rank: 4Rank: 4

积分
2621
10#
发表于 2008-7-24 21:12 | 只看该作者
是不是你的元件管脚没有用数字编号,而是用的象管脚名一样去编了,就会成这样怪的问题

评分

参与人数 1贡献 +3 收起 理由
tianhao + 3

查看全部评分

30

主题

71

帖子

324

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
324
9#
 楼主| 发表于 2008-7-24 18:23 | 只看该作者
大哥能否讲得详细点啊!什么信号类型?我觉得很奇怪一个发射一个接收我都用总线进行连接但是为什么接收的有问题而发射的就没问题?今天被这个问题郁闷了一天啦!在网上也找不到相应的答案.

12

主题

176

帖子

543

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
543
8#
发表于 2008-7-24 18:08 | 只看该作者
Original posted by kris_2008 at 2008-7-24 17:54 % r( A* y% m" V' p) ^) {
我已经用OFFPAGE连接而且在整个DSN中用EDIT下面的FIND找网络也可以找到,但是进行DRC时候就有这个警告,现在只剩下下面这个warning了.对了还有个问题就是我的CPU原理图用分块做的,本来想改PIN TYPE的但是我点其中的一块 ...
4 g+ g! T2 }* {) U2 m: L

8 s' q; P' m* g8 D5 t网络上可能已经没有问题了,但是DRC检查可能是一些信号的类型没有做好而已。0 Z/ P8 j6 y0 S0 z, d
我之前遇到过类似的问题,网表是没有问题的!

评分

参与人数 1贡献 +3 收起 理由
tianhao + 3

查看全部评分

12

主题

176

帖子

543

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
543
7#
发表于 2008-7-24 18:05 | 只看该作者
Original posted by youyou058 at 2008-7-24 11:49
4 M: a7 b3 ?+ ^# J7 S: y% \6 |  `6 m1 y4 A+ p& P# L( a
LOGIC就比较严谨,不会有这样的问题!
% u: N. z6 o; S2 [5 T6 s/ n

& J2 m4 }- h" y. v3 K6 B这点麻烦跟它的便捷轻松相比,值了
$ h2 O$ R% e' t5 k* U
5 `  l$ R* |; TLogic就不是这样简单的问题了

评分

参与人数 1贡献 +3 收起 理由
tianhao + 3

查看全部评分

30

主题

71

帖子

324

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
324
6#
 楼主| 发表于 2008-7-24 17:54 | 只看该作者
我已经用OFFPAGE连接而且在整个DSN中用EDIT下面的FIND找网络也可以找到,但是进行DRC时候就有这个警告,现在只剩下下面这个warning了.对了还有个问题就是我的CPU原理图用分块做的,本来想改PIN TYPE的但是我点其中的一块然后EDIT PART后出现的这部分不是我点的,不知道怎么会这样啊!
( i5 _. B( s; u1 ]6 n8 L6 XChecking for Unconnected Nets+ V" G4 ~# b. K, c1 u9 p& K
WARNING:  [DRC0007]  Net has no driving source MAC_RXD2$ f- s2 @4 M$ y" Q3 |
                    SCHEMATIC1, 01_FIC8120  (10.48, 1.40)
+ e; k( I3 e7 N% C! d( C" aWARNING:  [DRC0007]  Net has no driving source MAC_RXD07 [9 E. d! m! I0 g- T  E4 A
                    SCHEMATIC1, 01_FIC8120  (10.48, 1.20)
4 S! i; u$ y, W  D5 m: p& ^WARNING:  [DRC0007]  Net has no driving source MAC_RXD16 e0 ]1 |1 j% F0 d4 u, a$ E. {
                    SCHEMATIC1, 01_FIC8120  (10.48, 1.30) ! O% z9 _; y3 _
WARNING:  [DRC0007]  Net has no driving source MAC_RX_DV
+ k: Z: D- u6 m4 J                    SCHEMATIC1, 01_FIC8120  (1.27, 2.89) 7 u6 r6 S( l9 q6 l6 s  q) q
WARNING:  [DRC0007]  Net has no driving source MAC_RX_CLK3 a* s' i/ j3 }' N5 X
                    SCHEMATIC1, 01_FIC8120  (2.17, 2.78)
% w, r; ~) L& [' {# j  C0 hWARNING:  [DRC0007]  Net has no driving source MAC_RXD3' F. m9 |% t$ ]# J
                    SCHEMATIC1, 01_FIC8120  (10.48, 1.50) & q9 A, g: `7 l* K, U
上面的MAC_RXD0到MAC_RXD3我是用总线进行连接的,麻烦各位看下,实在是找不出哪里的问题啦

3

主题

417

帖子

2500

积分

四级会员(40)

Rank: 4Rank: 4Rank: 4Rank: 4

积分
2500
5#
发表于 2008-7-24 11:49 | 只看该作者
原帖由 datao1225 于 2008-7-24 11:22 发表 0 |4 _% o3 T' {" R0 q
" G+ _. q  e2 V

; Z% C! T$ C6 g% o  \8 W9 M$ v不是已经说了吗?
6 Y' t, [( C/ W! h( g1 m/ ]nets must contain more than one pin ***
. w) K- h" h4 r' A$ h0 uWarning: deleting signal  ***
* ~8 f+ }. h6 J! _& ?7 U0 m3 BPADS不允许没有pin pair 的单独网络!!!. R9 A4 N$ ]" [. P! p. c* A; p
检查你原理图的网络名有没有连接上。7 P/ Q+ B! ^  w& q- |9 f
具体的可以点击某一根线,看看它 ...

4 ^1 m. @3 L3 X1 W LOGIC就比较严谨,不会有这样的问题!
可以笑,也可以哭,不一定要别人保护,不要让现实残酷把你赶上绝路!

12

主题

176

帖子

543

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
543
4#
发表于 2008-7-24 11:22 | 只看该作者
Original posted by kris_2008 at 2008-7-23 17:42 4 a9 i. [# g) ?' C* N9 o4 B
请各位高手帮忙看看,ORCAD导入网络表后出现如下的错误:
1 b  d* Y9 A& M. [# M4 ]Reading file --  C:\ORCAD\FIC8120(REWORK).asc
; I+ \3 P( k& `2 w# m*Unspecified or unsupported version of ASCII file. u; j& O0 h3 x- A
*PADS-PCB*0 H" N) g5 ]8 ?7 t7 ]& j! Q
*Bad *CONNECTION* ascii data format,  ...
, j9 ~- @% q% k& C  R) v
! U" M( ?; \' C
不是已经说了吗?6 r; w' [4 c9 D
nets must contain more than one pin ***  r9 J, I* J8 q
Warning: deleting signal  ***
4 ~' U/ k) E. MPADS不允许没有pin pair 的单独网络!!!
' ~9 b% \! X$ P4 W* y! i- I检查你原理图的网络名有没有连接上。
* t: b4 |0 b0 q5 ^  e5 d4 E具体的可以点击某一根线,看看它是不是你所标上的网络名?
6 q* }: w  U9 b' ]* `& q- P* {7 K: J, ?; x
看来楼主的问题还有在于页面连接的问题!0 i1 w- O3 i( Q
你看一下不同的页面之间的具有相同  Net Alias 的网络是不是也不相同?
6 Y4 |  k* v+ \/ w* I& M是不是后面多了一串数字?: |1 C, Q! q3 F
那就对了,你没有用Port或者offpage connector来对它们进行连接啊!

评分

参与人数 1贡献 +10 收起 理由
tianhao + 10

查看全部评分

30

主题

71

帖子

324

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
324
3#
 楼主| 发表于 2008-7-24 10:59 | 只看该作者
我已经进行了DRC,没出现ERRORS但是有好多warning

604

主题

2859

帖子

1万

积分

EDA365版主(50)

Rank: 5

积分
13638
2#
发表于 2008-7-23 18:22 | 只看该作者
orcad里面你drc了吗
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

推荐内容上一条 /1 下一条

巢课

技术风云榜

关于我们|手机版|EDA365 ( 粤ICP备18020198号 )

GMT+8, 2025-5-21 00:44 , Processed in 0.069173 second(s), 37 queries , Gzip On.

深圳市墨知创新科技有限公司

地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

快速回复 返回顶部 返回列表