EDA365电子工程师网
标题:
运放的spice模型能否模拟其噪声特性
[打印本页]
作者:
wxvhakv
时间:
2011-6-15 16:24
标题:
运放的spice模型能否模拟其噪声特性
如题,预算放大器的spice模型能否模拟它的噪声特性呢,比如max4212厂商提供的spice模型为* MAX4212 FAMILY MACROMODELS
9 ]% P8 h0 ^3 L( t
* -------------------------
& y. q, ~/ l( D' C! F$ A
* FEATURES:
/ C% O$ F; ^% s% P3 s
* 300MHz -3dB Bandwidth
! Q/ e) L3 @5 D' g
* 600V/uS Slew Rate
2 u& y! q5 a$ g5 Q0 [2 W
* 5.5mA Typical Supply Current
! k2 n. A- t) Z' u; P
* 120mA Typical Output Current
Q/ d& d; T" s; P# j1 ~% [
* Rail-to-Rail Outputs
F, b r. u+ _+ R; b
* Available in 5-Pin SOT23-5 (MAX4212)
$ p8 F- h- F) N; V% g1 {
*
; H$ B# e- f2 n+ w* T. i% g
*
) h2 h4 f% f p8 ^, s" a. u% X
* PART NUMBER DESCRIPTION
0 ]5 o: C3 |; |0 O6 a5 g
* ___________ _____________________________
! Y+ I+ |5 _0 C, `
* MAX4212 300MHz, Rail-to-Rail Op Amps
/ {8 }# T( F! p
*
) F' s5 E% I$ \6 F
*
. R" x! ]5 R, u! ~; b( }' v/ l
* ////////////// MAX4212 MACROMODEL //////////////////
5 C% i# h" |7 I1 z
*
0 s5 T u) l5 X- Z: ]& f
* ====> REFER TO MAX4212 DATA SHEET <====
! t; [8 X' I9 H* T
*
$ n& }3 w0 n5 n/ L- u" c2 B1 v
* connections: non-inverting input
# L% b$ k$ i: E) T- c* ?1 q
* | inverting input
) {4 r; B! C4 B: B# H2 u' D4 H
* | | positive power supply
* b2 }! D+ A% A6 g
* | | | negative power supply
6 o% S. Q( U" I, w. @( R" U
* | | | | output
) C, m: q, o6 N. F0 [4 H0 g2 c- k
* | | | | |
! {) J3 f- t* ]( _
* | | | | |
5 T6 n$ H" H; h) x
* | | | | |
9 ?' Y% z! r: i0 h" B! p
* OUTPUT CONNECTS: 1 2 99 50 97
7 P8 b- \5 O; V9 O" s
*
" O- h& q5 p' H; [/ ?5 G. t9 W9 `
*
) O/ o8 ~0 `8 F5 ^( R( Z
.SUBCKT MAX4212 1 2 99 50 97
" I3 o1 Z7 D4 F$ l) [
****************INPUT STAGE**********************
( G2 R8 n E" q" f0 p
I1 99 4 .5e-3
. f1 U' n4 `3 x0 V
IBIASE 1 2 5.5ua
4 E/ Q g! l- w3 t- z# v, F5 _
M1 5 2 4 99 MOSFET
+ E- k9 ~2 R' N7 E5 ]0 V% L
R3 5 50 2828
# W$ R5 h, C8 S7 t- G, _
M2 6 7 4 99 MOSFET
( g# Y& X9 B3 K) ^) {
R4 6 50 2828
2 y; ]( g5 Z+ x% f/ ? T- I0 I1 Z
CI1 1 0 2P
* y5 m6 I/ A' ] }9 I
CI2 2 0 2P
' y5 r9 @2 ^8 [" z$ h+ J
*DP1 1 99 DA
( }; Z/ E6 f& \1 x1 d- |1 L( T
*DP2 50 1 DA
$ r3 Y/ u' L* ^& }, V$ W
*DP3 2 99 DB
# c3 @2 P$ k: p, y* i
*DP4 50 2 DB
6 j+ F) j P1 H. K1 J
************************
: u0 G/ G. k: {) U0 {
************ GAIN, 1ST POLE, SLEW STAGE************
( ?6 Z9 Y& Z5 T2 s* e$ p5 r
EH 99 98 99 50 0.5
9 o" ]7 x. A% g
G0 98 9 5 6 7.87e-3
& C2 R( K8 H$ C# K7 b/ y0 _# I7 S6 \
VB 9 10 0V
. l+ O( I2 O# z% {2 g
R0 98 9 127E3
: B& Z' h r) b
C3 10 98 1.488e-11
4 }3 @. y& T, V4 Y
*C3 10 98 1.166e-11
5 `, Y. C' X+ v# O @9 a3 b( _
*** ***********
0 Y6 l- k" W/ C( {
D1 9 111 DP
6 s& D- [9 X5 s3 m& C
D2 112 9 DP
1 @: Y9 ?1 s+ Z+ o( U/ z5 A5 m
V11 99 111 50MV
/ j. J8 ~- y. w( C5 g
V12 112 50 50MV
2 I! u6 v N6 O) k
************
9 x: F' \5 m ?$ [
I2 99 50 5.1mA
& F- z# G- v: o/ {1 P/ D
VOS 7 1 0v
. v3 Q {- D6 E
******** POLE STAGE **********
, y0 E8 s* ?2 ]& @5 R, O
G3 98 15 10 98 1E-3
9 [0 V* H8 k! k- g$ `
R12 98 15 1E3
: C5 W; R: F, i- P/ l
***************************
# f" e$ X" O P2 D3 Z8 n$ ?
*********** change for second pole
6 ^$ s* s# t$ T, M2 D' n* S
C5 98 15 .48p
$ m. w% T# V9 `. ?, m
*
) c9 H8 K6 \: U! @' D$ X
*************OUTPUT STAGE****************
1 R1 B. g+ _* J# I& j
F5 99 38 VA8 1
3 s+ }6 k# c3 |/ ~
D9 40 38 DX
0 }6 K" q$ N1 ?4 u
D10 38 99 DX
# x. t$ s0 ]' K, p8 p I
VA7 99 40 0
4 R6 v" R( f" R/ ]7 ?; b r0 l3 @. l
G12 98 32 15 98 1E-3
5 R% O& e. O) h
* ^ INSERT NODE FROM LAST STAGE HERE
, _" }5 U- f8 X- {
R15 98 32 1E3
P" B& v. ?* s9 v3 P# m; O$ O
*D3 32 36 Dx
$ L0 c6 Y i& P1 M% X2 D
*D4 37 32 Dx
% R0 g6 c6 a1 r% ?
*V5 34 37 .3V
" f/ ?' ?0 M- Q& s9 h
*V4 36 34 -.3V
! i' z$ T" q2 ? h& k+ x
*** V5,V4 SET ISC
' ]) H. @, f8 B2 i7 |$ S% v
R16 34 97 7.55
% W# d9 v* \/ Z+ b. {" N
E1 99 33 99 32 1
! j- h6 y1 n, @; J2 \' {1 z
VA8 33 34 0V
: B6 ?1 G5 @% H6 O3 T
******************************************
* N. v5 F+ J: H! O: a9 \
.MODEL DA D(IS=100E-14 RS=.5K)
2 U# _+ S4 n6 W: W( c
.MODEL DB D(IS=100E-14 RS=.5K)
: r" |- X2 I h, Y( l' S1 m
.MODEL DX D(IS=100E-14)
9 S0 Y" p+ P( y1 O$ ]
.MODEL Dp D(N=0.05)
* B5 F& P5 `) j3 J( c' d7 e" G
.MODEL MOSFET PMOS(VTO=0 KP=1.8E-3)
( n* g; n8 G2 X- K2 s
*VTO ESTABLISHES INPUT VOLT. RANGE , was -1.7
1 o( f! e P/ X
**
& ?# w% _1 W* y7 M) q, D/ T
.ENDS
" [" z0 d6 E# d7 y* e! {0 {+ q6 A
8 w, n" ]0 j% I& G
用cadence中提供的ac 分析中的noise分析对含有max4213的电路进行噪声分析时,仿真的噪声曲线包含了该芯片的噪声么
; I+ {' O$ p% I: q
小弟初学模拟电路,请各位大侠指教啊。多谢
3 S5 l9 C1 q5 L- U
欢迎光临 EDA365电子工程师网 (http://bbs.elecnest.cn/)
Powered by Discuz! X3.2