|
本帖最后由 jacklee_47pn 于 2016-12-21 18:11 编辑
% V$ r& A7 G0 q' X3 [" A5 l' }0 s& w& Y6 B! X. i) ~3 d5 p5 |0 _( M
來一個強悍的 PSoC® 4100 M-Series ) L. z* n9 v( _0 v' |: {( f
. F# q3 E9 n4 W# H
32-bit MCU subsystem1 b5 e3 c1 [( K- W" `1 o
24-MHz ARM® Cortex®-M0 CPU with a DMA controller and RTC
l/ i) X% u! e- P9 | Up to 128KB Flash and 16KB SRAM
7 m4 \ d& Q$ i. }! |' I8 a/ v, w5 S) G2 u, q7 |, Z
CapSense® with SmartSense™ Auto-tuning
& {. C* c" J! H3 H+ {, s+ \ Cypress Capacitive Sigma-Delta™ (CSD) controller5 w- H1 ]% q4 \3 p. H, a
CapSense supported on up to 55 pins; P8 A: v% `( m: `
# l0 ]0 h$ U- C
Programmable Analog Blocks) Z, ?, `" g: m9 g$ `9 }+ I) j: l0 I4 d
Two comparators (CMP)6 L; c7 c1 s7 q- c/ t
Four opamps, programmed as PGAs, CMPs, filters, etc.& E, S# O0 ]) ~! M- e
One 12-bit, 1-Msps SAR1 ADC
( b) l: b$ `+ m) L: N5 t, b# }, O, ]0 } Four IDACs2 (2x 8-bit, 2x 7-bit)" W& V# t5 ~+ v( J4 S
; X- f- M1 [# `9 k m$ SProgrammable Digital Blocks0 I$ e1 g( K1 _
Eight programmable 16-bit TCPWM3 blocks
' M" g5 s! u" f) Q% _5 @. j9 z Four SCBs4 : I2C master or slave, SPI master or slave, or UART
/ _6 j% N E9 U3 Z4 Q3 C! Q
! R+ B$ R9 j# X* e% z6 BPackages: 48-pin LQFP, 64-pin TQFP (0.8-mm pitch),64-pin TQFP (0.5-mm pitch), 68-pin QFN
d/ K) z, N+ ~% z7 x |
|