MIXED-SIGNAL AND DSP DESIGN TECHNIQUES

Pang8343569

LBSALE[10]LBSALEMIXED-SIGNAL AND DSP DESIGN TECHNIQUES
SECTION 1
3 m0 ~. s- D; F, t$ RINTRODUCTION
SECTION 2
SAMPLED DATA SYSTEMS

Discrete Time Sampling of Analog Signals

ADC and DAC Static Transfer Functions and DC Errors
4 c; u0 c2 @7 }3 i' R5 J
AC Errors in Data Converters
7 K  j& N. D5 L. y
DAC Dynamic Performance
SECTION 3
1 c$ G* \2 b! cADCs FOR DSP APPLICATIONS
9 Q) U1 B* ?& @' Z
Successive Approximation ADCs
8 o, k) E5 \- Q5 |$ D. I1 j
Sigma-Delta ADCs
( P" N- @& u, N  a% R
Flash Converters
6 J& F: Y0 ^) a6 P
Subranging (Pipelined) ADCs

Bit-Per-Stage (Serial, or Ripple) ADCs
SECTION 4
DACs FOR DSP APPLICATIONS
& O  J# o9 ~3 T1 Q5 o
DAC Structures
% Q* J1 _0 m9 o' {
Low Distortion DAC Architectures

DAC Logic

Sigma-Delta DACs
3 B$ G: _5 K4 B  q8 j5 \8 G
Direct Digital Synthesis (DDS)
SECTION 5
FAST FOURIER TRANSFORMS

The Discrete Fourier Transform
/ d  e* E& u0 ]. J# ?
The Fast Fourier Transform
5 s1 v8 h' h2 `2 E& @
FFT Hardware Implementation and Benchmarks
, G: J% R% a" _
DSP Requirements for Real Time FFT Applications

Spectral Leakage and Windowing
& B) j( B& T7 A/ Z% E2 n9 p( nSECTION 6
9 A2 I0 O+ u4 B$ l' Y1 K6 R$ s, BDIGITAL FILTERS
. K' o1 b# D# k' Q6 Q, Q
Finite Impulse Response (FIR) Filters

Infinite Impulse Response (IIR) Filters
1 y9 r2 w% b+ T+ r! u2 h4 c
Multirate Filters
9 ~, p1 O: H- {3 c& V
Adaptive Filters
SECTION 7
" |+ g- J: y9 aDSP HARDWARE
* h, l4 g7 o$ q2 S3 A
Microcontrollers, Microprocessors, and Digital Signal
* u) v+ V* I1 A# ?Processors (DSPs)

DSP Requirements
" c7 x6 I% I3 h$ x& {9 A8 u, Q* L( x
ADSP-21xx 16-Bit Fixed-Point DSP Core
" A$ u" D0 j/ t
Fixed-Point Versus Floating Point

ADI SHARC® Floating Point DSPs
6 h/ g; e2 T* E5 m7 M
ADSP-2116x Single-Instruction, Multiple Data (SIMD)
Core Architecture

TigerSHARC™: The ADSP-TS001 Static Superscalar
: ?0 N; S  A. {. F) ODSP

DSP Benchmarks

DSP Evaluation and Development Tools
SECTION 8
INTERFACING TO DSPs
  `, M5 g4 K6 K9 I. L
Parallel Interfacing to DSP Processors: Reading Data
6 C; P6 ^+ Q  b( m! RFrom Memory-Mapped Peripheral ADCs
4 [* i! A( j1 `* a" j
Parallel Interfacing to DSP Processors: Writing Data to
: W: s* Z' e) F+ k1 x3 LMemory-Mapped DACs

Serial Interfacing to DSP Processors

Interfacing I/O Ports, Analog Front Ends, and Codecs to
DSPs
* l/ R: z2 k! I2 S! \) m
DSP System Interface
  K1 T* f# B3 N+ A( lSECTION 9
DSP APPLICATIONS

High Performance Modems for Plain Old Telephone
6 Y8 z3 z& O0 c! _$ DService (POTS)
$ Q9 h% `) P9 M) V! {, A1 a
Remote Access Server (RAS) Modems
- u4 V) ^5 T; e, r! l; o8 S9 P+ U3 U
ADSL (Assymetric Digital Subscriber Line)

Digital Cellular Telephones
" e& M5 C" u& e; V! j
GSM Handset Using SoftFone™ Baseband Processor
and Othello™ Radio
3 \! B- y/ Y5 ]- Z9 O! ]
Analog Cellular Basestations

Digital Cellular Basestations
& c) M% V( s, u0 B
Motor Control
8 J/ R% x. d0 a  V9 K. P1 R4 H8 a
Codecs and DSPs in Voiceband and Audio Applications
: h; g6 t" h5 M5 R" Z
A Sigma-Delta ADC with Programmable Digital Filter
SECTION 10
HARDWARE DESIGN TECHNIQUES

Low Voltage Interfaces
3 q! g- X( M+ A; a
Grounding in Mixed Signal Systems

Digital Isolation Techniques

Power Supply Noise Reduction and Filtering

Dealing with High Speed Logic
INDEX文字

jerryli

绝对好的资料
& h3 k( z% m" z6 l$ V

Pang8343569

~~~