|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
DATE: 10-10-2014 HOTFIX VERSION: 037) }( F0 w w/ W2 q1 W1 P2 ^
===================================================================================================================================3 R& T: n# }) y8 g8 r
CCRID PRODUCT PRODUCTLEVEL2 TITLE
$ j9 W" @. [ m7 r2 [- @===================================================================================================================================3 l. P6 _$ h# [6 e7 F
1314031 CONCEPT_HDL CORE GenView should automatically refresh the page where the block symbol has been instantiated" `( F# {( f% K# G
1318575 SIG_EXPLORER SIMULATION Display Parasitic on Wirebond (selecting the second one) crashes APD
# q8 P7 X0 j3 c, G# c1319258 ALLEGRO_EDITOR INTERFACES Enhance IPC-2581 so that the rotation of pad shapes is defined at the LandPattern definition and Pin elements levels
' ]8 L8 o; g& @ u" O+ R1320054 ALLEGRO_EDITOR INTERFACES IPC2581 Import Stackup
3 i7 K; s i8 \1 ^, n- k9 s3 t1320467 CONCEPT_HDL CORE Incorrect directives in cds.cpm for nconcepthdl (cont.)+ ]2 S7 l' i1 z ]9 p. b
1320878 ALLEGRO_EDITOR EDIT_ETCH Allegro crash when using scribble; l" k( [# y# N2 A7 \* t5 Y: g) A
1321319 ALLEGRO_EDITOR INTERFACES Step Export has wrong size
0 l" f9 A3 } M& p# n* J& k5 T2 a1322394 CONCEPT_HDL OTHER Packager runs without errors even when the DEHDL schematic pages are corrupt.
6 T3 Q3 M8 m, \% y) K) q5 E9 a1323892 CONCEPT_HDL CORE The SI_MODEL_PATH should not write to $HOME/pcbenv/env$ H& F, n) i1 V, s7 D4 s
1324438 SIP_LAYOUT EXPORT_DATA SiP Layout - netlist spreadsheet, Error on exporting a spreadsheet on design file( F7 @& d' P. [. z/ s. a
1324533 F2B PACKAGERXL Export Physical fails - pxl.exe has stopped working# ^$ F \: C. p$ G
2 a) S; W/ W7 t6 J
暂时不提供文件下载 |
|
[复制链接]
/1 
发表于 2014-10-11 14:22
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
：
楼主
发表于 2014-10-14 11:30
