|
|
本帖最后由 stupid 于 2013-4-30 23:17 编辑
* {' ^) Q) k0 [5 Y' B3 B# O0 `" g* }2 e& I
某一天，一个叫马克的人发起了帖子，采用了滚动刷屏的方法，4个帖子，一个内容：招人- v# t% |( }0 m
4 `3 @ I9 a4 S3 N, q% g. k' f首帖Date: Mon, 7 Jan 2013 17:36:56 +0000
3 N1 X# `, |! |/ j' M2贴 Date: Fri, 15 Feb 2013 00:22:29 +0000+ s$ ^! U$ q+ d2 W. Q
3贴 Date: Thu, 14 Mar 2013 04:49:58 +0000
2 ]3 p4 A: _! l4贴Date: Thu, 25 Apr 2013 18:37:34 +0000
2 \: |% s; i% l( k, q
) k$ S+ Y( x6 gMy Team is looking for a Senior Staff Engineer(Backplane Architect)/Principle
- F1 h( {3 \) V% s) @) mEngineer;
0 T5 K6 D7 q0 c- _Responsibilities/Description;
3 Z. K0 ]' g5 y5 JResponsible for providing the backplane architecture and 10G+ High Speed SI% q: e: t# l1 s' @! h! z: T
solutions for Next Generation telecommunications equipment in the router,/ i5 l* k1 O% U3 D6 `. ]
switch and transmission product lines to meet system design requirements.( ^. |6 q9 x( T4 t* O( z& J
Experience in co-designing of ASIC, Package, PCB and System interconnects
8 f9 F& n1 ?" qdesired. including:
; {0 Z6 R% T! s3 k8 M. t3 E6 W+ q! N: r2 ]
- Design and analysis of multi-gigabit serial links for Backplane and
% e# B# s' n4 v" K chip-to-chip interfaces meeting CEI, XFI, XLAUI, SFI, 10Gbase-KR, PCIe, and" c j1 j5 k" e/ |2 a Z
other standards.
: P m9 X" A0 j- Familiar with ASIC, Hardware, interconnect teams to evaluate design+ e" j# O1 \5 U% t
tradeoffs and optimize design performance / risk / cost /manufacturability.6 ?' g6 h9 ^* E7 y- s0 q5 J5 V1 B8 e
- To evaluate package designs, characterization of SerDes, and design0 i4 V+ \% l0 Z% b E
experiments to do the same.
2 w6 @- P! G8 x/ `$ D* m5 ~- Modeling of electromagnetic 3-D structures.
9 X- P- R, `+ Q- Modeling and analyzing power delivery networks (PDN).
6 h( Z( K5 k& r& D+ |, ]9 |- Familiar with memory technologies such as DDR2/DDR3 is preferred.
! d$ E4 e! }8 M. O" h5 s* Q$ `. x. f8 A' U
Qualifications/Requirements:; T6 _1 z8 L& A" a c* l
+ ^ L# G! q7 Q" r7 q" e
- Performing physical measurements to collect data for design- a: v7 [3 n& u
validation and simulation correlations.
1 A6 w3 _- G3 ?- Knowledgeable in using most major SI/PI tools: HFSS, CST, HSPICE,
3 M8 f1 P0 d1 L3 J( W7 t Sigrity Tools, StatEye, ADS, Matlab, Cadence Allegro and APD, HSPICE, and
' V/ F5 u) }( f( h other tools.7 L4 j8 B9 f/ r0 _
- Experience in correlating simulation results with lab measurements
Q, u# S3 { u8 J, z% w! a3 h4 P5 P using oscilloscopes, TDRs, VNAs, BertScope is a plus. Must be self
& c! i: C$ B1 h: y motivated with strong communication and teamwork skills.3 i# y$ u, z# q# v& q
- The working experience in Core router or Edge router similar product
1 ^! ]- U a. D$ f* z E in large telecomm infrastructure company.. ~6 E5 L3 ^; O7 P/ V" P, k9 H
A MSEE, or a PhD is preferred, with 10years of experience.4 p7 ]. i1 `4 D( J
/ K! X+ g3 u. d2 d: F2 d; u
Some portion of time will be spent in Shenzhen working with the HQ SI team. 5 b# x n& [# |! ?& \! S# U+ r
Travel will be about 30-60% to China.% u+ p3 E- _6 h0 J
8 H; T9 q/ [$ H) T
Please contact mark.apton@xxxxxxxxxx
8 F8 E$ [- _$ Y3 `, M6 I' O$ z
8 D9 R& U* f2 d% |# D插个广告，有符合以上条件，又愿意在深圳工作的人速速联系我 dbm@chinafastprint.com |
|
/1 
发表于 2013-4-26 22:19
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
发表于 2013-4-30 23:10