|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 stupid 于 2010-6-30 14:56 编辑
" C7 q9 u! R) e, |+ Z8 E; S$ u, [+ H. Q5 p8 B/ c9 k8 u
Chip-Level Design$ B& ~/ a6 G* E2 |* ]
! C. }- n4 ]: Q E
Creating C++ IP for High Performance Hardware Implementations of FFTs
( s0 |6 M# m E9 I0 Q0 T
2 R/ V/ m# s( J0 T2 x2 hStrong Encryption and Correct Design Are Not Enough: Protecting Your Secure System from Side Channel Attacks
* d0 k7 M4 g/ F1 E5 n) G4 i
7 ?+ z/ s( u) |/ U8 D; rBoard and System Design
+ D. d$ r0 E) O8 R: m+ R
' ~" R0 ?; ]- a( D1 P7 @$ XEffect of Conductor Profile on the Insertion Loss, Phase Constant, and Dispersion in Thin High Frequency Transmission Lines
/ x* \& c) u/ w4 V6 ^) t8 F) v# X7 e7 [* X4 j* m. {% G9 g
Introduction and Comparison of an Alternate Methodology for Measuring Loss Tangent of PCB Laminates
7 [& V' K k7 `& S, J1 T
/ @$ D; {" \, s6 L+ w$ K( G gInterconnect Design
4 C0 \, w6 p* |4 {4 r7 F& z+ g- g; E1 p, _9 r9 Q3 H
Frequency Dependent Material Properties: So What?- a8 h+ h; F- S
4 Z: E: i7 B5 S& u `. e* oAdditional Trace Losses due to Glass-Weave Periodic Loading# a8 F0 `" f9 }! l4 O
+ u, {1 h' B, F/ i! z/ N5 x4 B9 b
High-Speed Design and Test Category8 m1 Y: ~+ g- r/ W% I% `* ~' ~! A' Y4 ?
& e2 b$ g9 B' r$ D! C8 `/ N" xA New Method for Receiver Tolerance Testing Using Crest Factor Emulation& [* _* K2 f9 v% h
4 r( G, j$ z) W. ]$ L
Accuracy Improvements of PDN Impedance Measurements in the Low to Middle Frequency Range
1 }9 e" l8 N, B8 `% k: B$ t' f% t1 s
' [2 i8 B& O4 M' y uPower and RF Design Category
+ m1 k" N4 P% k$ T: U5 y; r. _1 i+ o$ b. h& Y, D1 G
On-Chip PDN Noise Characterization and Modeling
E6 x4 m V& b! |4 w" T* d8 Z( d* |2 k4 a7 L5 E
Fast Physics-Based Via and Trace Models for Signal and Power Integrity Co-Analysis |
|
/1 
发表于 2010-6-30 14:55
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
发表于 2010-10-3 01:55
