|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
SDR新书:Baseband Analog Circuits for Software Defined Radio
( D( y* j* m E1 y9 m: m
/ i( p. R5 p1 v: J- f5 ^% A2 X7 P9 m8 P" c. M
Author: S4 l* a. M9 E* l9 l X) P
2 W, _8 P( R6 D. sVITO GIANNINI . b3 a8 B. h4 T/ n6 W# ~2 [7 Y
JAN CRANINCKX $ P- q, ]1 ]6 W9 d/ Z( f {
ANDREA BASCHIROTTO : }. j8 l) f! `! y/ [
IMEC, Wireless Research, Leuven, Belgium
" M/ S; D3 ^1 f! OIMEC, Wireless Research, Leuven, Belgium
# _1 @; [$ \4 D- PUniversity of Salento, Italy0 g2 ^2 L: p# a: Q! c% {
' Q4 _2 @2 E* Q& D" b, B, ]+ @# H
% ^) X3 Z0 e$ n% E8 h qContents 5 T! e' L# W, l3 k" L
Dedication v
- C' @. i* v! H' k' yPreface xi
$ L" I; K# o$ W1 eAcknowledgments xv # W3 @5 H% d; _) u- C- X
1. 4G MOBILE TERMINALS 1 + n, X. D5 ^( F: Q& a
1.1 A Wireless-Centric World 1 0 i4 C* t* `' `. r
1.2 The Driving Forces Towards 4G Systems 3 ! b% Y: n8 ~5 O; H+ s7 G
1.3 Basic Architecture For a 4G Terminal 6
2 [* J. d, N- \/ ]1.4 The Role of Analog Circuits 8 ! ?4 o/ k1 |. h) w4 b' O% R
1.5 Energy-Scalable Radio Front End 9 7 r% y' _4 J( e* A I3 m+ P( K
1.6 Towards Cognitive Radios 11
8 h/ c7 ^ X( G) I; s% C2. SOFTWARE DEFINED RADIO FRONT ENDS 13
; T. D- f. z7 c/ q! o8 K( z2.1 The Software Radio Architecture 13
4 R) P A5 c% }/ z2.2 Candidate Architectures for SDR Front Ends 16 8 `/ v, d! l7 O" u2 f6 w2 ?+ a- v
2.2.1 Heterodyne and digital-IF receivers 17 7 \5 y2 }! ? m9 i8 a, l& Y
2.2.2 Zero-IF receivers 19
+ V3 K1 t/ o3 W0 `8 q' M2.2.3 Digital low-IF receivers 22 % R$ M0 n& B% m4 N: W7 e: f. G: O
2.2.4 Bandpass sampling receivers 24 5 j$ ~( L7 f! ^/ P
2.2.5 Direct RF sampling receivers 26
, {$ V5 d8 c v0 u2.3 SDR Front End Implementation 27 3 N! n$ e* V, A: }
2.3.1 LNA and input matching 29 " Y! o8 o1 M6 b. f {) t0 ^2 X
2.3.2 Frequency synthesizer 30 1 T+ t' L/ w$ {5 E
2.3.3 Baseband signal processing 31 7 n3 x1 D/ m; s% |5 t9 R+ x
2.3.4 Measurements results 31
; G5 c1 F; k0 d7 O+ j( ]2.4 Digital Calibration of Analog Imperfections 33 2 h5 i$ {( B; Z. ?
2.4.1 Quadrature imbalance 34
6 Y, U2 D/ W+ |2.4.2 DC offset 36. t" s; n( N, U
viii
8 ?; U, b/ d5 W/ ?( ^1 d6 _Contents 2 e: |8 [& ^4 l/ @& C9 b) v
2.4.3 Impact of LPF spectral behavior 36
# }7 z; H! v, _+ Z4 L2.5 Conclusions 37
) Y1 s1 G* s% A9 V4 a% n3. LINK BUDGET ANALYSIS IN THE SDR ANALOG 0 |2 v1 j0 D- l( f+ s- B" [
BASEBAND SECTION 39 8 T0 z" W5 C" a4 _( B' v( @
3.1 Analog Baseband Signal Processing 39
' j) ?$ v6 B$ l8 i$ M" r3.2 Baseband Trade-Offs for Analog to Digital Conversion 40
) H3 h# t9 R) n7 }/ [3.2.1 Number of poles for the LPF 41
+ i/ e' W, v$ }3 b0 Z& Z3.2.2 ADC dynamic range 42 8 M0 K1 Q- }. o; Q, U$ f
3.2.3 Baseband power consumption estimation 47
% Z+ v. p, ?8 b6 p2 {3.3 Multistandard Analog Baseband Specs 48
& Z- p+ e# }* D R3.4 Multimode Low-Pass Filter 49 ! f& x5 k7 y/ u
3.4.1 Filter selectivity 50 ) W8 [! |( c2 S. V/ K6 L4 ^. p. p5 G
3.4.2 Filter noise and linearity 54
$ B; A9 C4 L0 @/ I2 }5 u3.4.3 Filter flexibility planning 56
9 I; S+ N! b9 R f3.4.4 Cascade of biquadratic sections 59
! Y7 L: l' B( d# ?8 r: U+ m3.5 Automatic Gain Control 62 ! v# ~ J# ]' n1 D9 W' ~; D* c! P
3.6 Conclusions 65
2 h! x5 x0 E1 Q6 I6 E. v; H6 Q4. FLEXIBLE ANALOG BUILDING BLOCKS 67
8 \# m# S* m0 r" X6 R+ A7 ] v4.1 Challenges in Analog Design for Flexibility 67
: W& C2 M: o5 G2 Y4 |5 j& s) [7 I4.2 A Modular Design Approach 68 + e% f$ n1 |' V" ~" g7 y
4.3 Flexible Operational Amplifiers 70
5 J- j; b1 q1 N4 n% K; f! K4.3.1 Variable current sources 70 ' Y# R9 D/ P7 _1 [7 E0 t0 x
4.3.2 Arrays of operational amplifiers 71
4 _/ ]9 t6 K. _4 X3 B' w4.4 A Digital-Controlled Current Follower 75 : s+ ^4 ^* g! x. M: K
4.5 Flexible Passive Components 75 6 L& h/ D- P1 \1 [! V# Y
4.6 Flexible Transconductors 77
6 b# |7 E- m1 o5 g, E& e4.7 Flexible Biquadratic Sections 78 ( ^2 i: T/ F* y8 v+ ]- `! Y
4.7.1 The Active-Gm-RC biquad 79 + `* F8 w' `( E% n) h% \, T9 V
4.8 Conclusions 91
- t7 _$ d. [* |+ ~1 E% j7 Y( a5. IMPLEMENTATIONS OF FLEXIBLE FILTERS FOR SDR
# v: m6 B, F, x9 o6 G& P: wFRONT END 93 , w6 ]/ g9 T5 U* r" M Y' Z1 B5 \
5.1 State of the Art for Flexible CT Filters 93 $ w, e9 D6 _- }9 z2 Q9 k
5.2 A Reconfigurable UMTS/WLAN Active-Gm-RC LPF 94 * h0 k9 D& J4 o d8 }7 {& H
5.2.1 Filter architecture 96
) \8 ~. i! J2 j# L# d$ H5.2.2 Automatic RC calibration scheme 97
4 P, [& O: G' e5.2.3 Measurements results 102) T) k7 h7 r2 t4 M ~2 H
Contents
. W# F- K; j8 Q$ H: Q9 Six 0 ^5 |5 c- J& u! I$ o5 _( |2 [, u
5.3 LPF and VGA for SDR Front End 105
" c8 o/ r' z* _) ^8 l, N; C5.3.1 LPF and VGA architectures 107 2 P6 m" J6 ^8 T2 Z; s$ X
5.3.2 Prototype measurements 111 2 F6 s) F: y! |6 | C
5.4 Conclusions 118
2 G5 G4 R" g" d5 t* FAcronyms 119 % i9 E$ m# S% Q/ B5 s; e Q! T
List of Figures 123
7 p( d' E! {1 r( U8 B2 mList of Tables 129 * v: C# g5 b9 i8 d
References 131
- j9 u8 {4 {1 l' w$ i1 K: zIndex 139
/ I! w6 c- g# t4 `, h
) M2 _ o' j+ j0 K3 Z0 I |
|