版主,能不能以附档的形式给一下,我看不到图啊,2 }8 n6 o, Y2 a( E7 {/ W 那个圈圈不停的转, 感谢!!! |
为什么有的图看不到 |
太复杂 |
Mark |
不错不错,加油哦! bjbdf466zgl |
不错不错,楼主辛苦了,顶一个 bjbdf466zgl |
总结的不错哦,顶一个 bjbdf466zgl |
十分的好,print出来后仔细学习.谢谢高手! |
好料!!!!!!1 |
非常的不错,分析的非常的全面! |
如果你说的是Mike Peng Li的那本书的话,网上有好多pdf版,我比较老土,一直看的是印刷版。看这本书有两个地方特别值得注意3 U: y7 d2 N% n T 1. 假定电路系统是LTS,也就是线性的 2. BUJ依然是一个伤感情的话题 当然这本书对jitter的总结非常到位。 |
有本书名字就叫jitter分析和测量吧,楼主把它也贴上去吧 |
Q: What is the differenc between SJ and PJ?' a. \! {* v5 c7 p. t6 M# C ) g' I7 u) b) w. `% b. i& e A: The SJ generation uses an IQ modulator, PJ the voltage controlled delay line. Use SJ for low frequency jitter (up to a few MHz) with high amplitudes (max is a function of the frequency, up to a thousand ui at low freqs). Use PJ for high frequency jitter (up to 300MHz) with low amplitudes (max 200ps). PJ offers more waveforms (sinusoidal, rectangular and triangular), SJ is always sinusoidal. Sinusoidal jitter is something you'll rarely see out in the wild - the usual periodic jitter (for example from power supply noise crosstalk and other interference) has a much more complicated waveform. " l0 J6 H0 `7 u( w7 A, V! C) B If you need to test the jitter tolerance behavior of a Phase Locked Loop (PLL) or Clock/Data Recovery (CDR) however, you want to use a simple test signal with a well defined jitter frequency content. Sinusoidal jitter is perfect for that, and as a bonus it's fairly easy to generate. The use of "artificial" SJ for these t&m application goes back to the SONET standard. * ?' P$ Z3 X& l& b4 | In real world sinusoidal jitter may be caused by cross talk from a clock signal. |
关于我们|手机版|EDA365 ( 粤ICP备18020198号 )
GMT+8, 2024-11-15 21:46 , Processed in 0.068749 second(s), 45 queries , Gzip On.
地址:深圳市南山区科技生态园2栋A座805 电话:19926409050