EDA365电子工程师网

标题: 原理图不能生成网表问题 [打印本页]

作者: 441444665    时间: 2013-12-3 12:58
标题: 原理图不能生成网表问题
Loading... e:\1-4valve\allegro/pstchip.dat5 u2 Z: F3 u5 i4 R4 z. @/ r3 z
#248 ERROR(SPCODD-248): All physical pins are common in section 1 of physical part 'CA3039/TO_1_3215_M7'.  Each section must have at least one non-common pin.
" R: |1 Z, T* n  ^" }8 n        Open the part in Part Developer and ensure that you have at least one non-common pin for each section of a physical part.- J& A! F4 G9 G- q' v/ j7 B
              ERROR(SPCODD-47): Packaging can not complete because the file ./allegro/pstchip.dat could not be loaded. There might be syntax errors in this file. Ensure that the syntax is correct before proceeding.
1 w2 o0 r7 B' I3 u0 S$ }( W#53 ERROR(SPCODD-53): Packaging cannot be completed because packaging has encountered a nu2 ~8 ?7 `& @8 }( U' n% A
ll object ID. The design may not have been saved correctly. Save the design before packaging.
% a1 U) H9 O; S0 F' J#4 ERROR(ORCAP-36026): Unable to read logical netlist data.# J3 v1 |1 |! s9 o9 X
6 Q! Q; v: M, k& o

3 H6 N; [( {1 g# R
; P" b9 o6 G8 _" I3 G) N
. e" U4 y" @2 a4 E) {1 Z; C, {* y$ I+ S' p5 ]6 f' J0 r
求解决




欢迎光临 EDA365电子工程师网 (http://bbs.elecnest.cn/) Powered by Discuz! X3.2