EDA365电子工程师网
标题:
ALLEGRO 导网络出现以下问题,请教高手如何解决?
[打印本页]
作者:
gclfly
时间:
2011-7-8 15:37
标题:
ALLEGRO 导网络出现以下问题,请教高手如何解决?
本帖最后由 gclfly 于 2011-7-8 15:37 编辑
2 I- Y9 W5 z! C! `, [
6 z2 i6 k( m" `1 ]4 D
大家好,我是新手用ALLEGRO 15.7 导入网络时出现以下提示,不知道错在哪,请教各位高手帮忙解决.
, B6 ^- K8 d8 ?# m7 t, @2 S' `
未命名.JPG
(71.17 KB, 下载次数: 2)
下载附件
保存到相册
2011-7-8 15:36 上传
# _2 F. R2 C+ v3 N, H6 O
Cadence Design Systems, Inc. netrev 15.7 Fri Jul 08 15:35:43 2011
/ P" R2 d/ H6 t2 V8 Q9 u1 l
(C) Copyright 2002 Cadence Design Systems, Inc.
5 ^) L# o) ]3 \# Q& x' r) Q: i
------ Directives ------
& T! [/ v0 Y# g5 f9 i0 Q- v
RIPUP_ETCH FALSE;
, }1 H! W; g) E5 }& s6 T( `) S: {
RIPUP_SYMBOLS ALWAYS;
# u$ c) r6 ]% s1 k0 U7 E
MISSING SYMBOL AS ERROR FALSE;
' t9 l2 L7 {; ?
SCHEMATIC_DIRECTORY 'E:/GG WORK FILE/MID/T1/ALLEGRO';
0 U% R; e; m2 z$ u% D
BOARD_DIRECTORY '';
0 e" E. ?: Q; A) Q7 T, d
OLD_BOARD_NAME 'E:/gg work file/MID/t1/MID7019-256M-BMP-140-R258-V2.1-0429-1000.brd';
6 _, K9 D' W- I) n# k
NEW_BOARD_NAME 'E:/gg work file/MID/t1/MID7019-256M-BMP-140-R258-V2.1-0429-1000.brd';
, T" G- D% a6 y$ r
CmdLine: netrev -$ -5 -i E:/GG WORK FILE/MID/T1/ALLEGRO -y 1 -z E:/gg work file/MID/t1/#Taaaaaa03156.tmp
. O8 ^' S# J: X8 B* f( v
------ Preparing to read pst files ------
/ j K: e- E) l
Starting to read E:/GG WORK FILE/MID/T1/ALLEGRO/pstchip.dat
4 _9 m& ~6 O0 y1 ~( J$ u+ i, m
Finished reading E:/GG WORK FILE/MID/T1/ALLEGRO/pstchip.dat (00:00:00.03)
/ y S; l1 T/ n* g" O
Starting to read E:/GG WORK FILE/MID/T1/ALLEGRO/pstxprt.dat
9 y0 c: X# l$ ^6 I* y
Finished reading E:/GG WORK FILE/MID/T1/ALLEGRO/pstxprt.dat (00:00:00.04)
, R+ e. M4 [- R+ C- \
Starting to read E:/GG WORK FILE/MID/T1/ALLEGRO/pstxnet.dat
" M. H( D4 X5 Q, D7 E0 m" S1 x9 D
Finished reading E:/GG WORK FILE/MID/T1/ALLEGRO/pstxnet.dat (00:00:00.04)
0 e. R N/ e, }4 F0 j4 i
------ Oversights/Warnings/Errors ------
' t0 A- e5 h. q0 ^( O6 ?2 H
5 \6 e% R, T' J. e% ^
#1 ERROR(102) Run stopped because errors were detected
5 R/ z' B |( S
netrev run on Jul 8 15:35:43 2011
0 T- {0 L. c _5 q, F
DESIGN NAME : 'MID7_256M_7INCH_V01'
" j! C7 o5 w/ ?& W- U0 a* |
PACKAGING ON May 28 2006 22:05:31
+ R! j/ I) ~. r
COMPILE 'logic'
1 ]) X" o! c5 U4 z
CHECK_PIN_NAMES OFF
! b& Y) Z: ]1 A
CROSS_REFERENCE OFF
8 P7 e) A+ d! ^ ?2 w- k$ x
FEEDBACK OFF
; c9 J) I) {' h& A: W$ C
INCREMENTAL OFF
, ^% J( n& ~$ r* C
INTERFACE_TYPE PHYSICAL
9 b" ], f( s. @+ d. b6 G$ d
MAX_ERRORS 500
# x, k/ c; r# @2 X# h
MERGE_MINIMUM 5
4 _: |' I, T& {- {, R
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
- Q3 J5 J Q8 T+ O
NET_NAME_LENGTH 24
& O; }& m0 i+ O& c" K
OVERSIGHTS ON
( g- P2 P7 g2 Y9 \0 G
REPLACE_CHECK OFF
; {8 d6 [* W% r: V) v; S4 m
SINGLE_NODE_NETS ON
1 |" a4 F7 t# ?) T% Y6 s* F3 |
SPLIT_MINIMUM 0
0 k) m9 [" [8 T0 f
SUPPRESS 20
4 `; b1 H6 J$ T4 |: d+ ?$ @7 G* W
WARNINGS ON
8 X+ ~5 E0 X" z( X5 m
1 errors detected
8 O5 K) Y9 K) s; ?) Z+ k
No oversight detected
" h/ L- g1 ~ \( g. B3 ?) g* ~: e
No warning detected
+ k1 S0 `# M2 _" d6 P6 ~0 \+ O+ E
cpu time 2:44:53
* ~4 F# [ f: J& X- k
elapsed time 0:01:39
- u/ y* f4 B" D1 l
' @: V+ @: m! ]# t
作者:
gclfly
时间:
2011-7-8 16:34
自己解决了, place chaged component 原来选 alwanys 改为 if same symbol 就可以成功导入,但不知道选这个是什么功能,如果有知道的望回复下
作者:
zhouqingmin
时间:
2011-7-8 21:22
if same symbol 相同的元件就不摆入
% l/ @6 \% T7 u" K i0 N* M
alwanys 总是摆入
作者:
better_guo
时间:
2011-7-8 23:38
回复
zhouqingmin
的帖子
" k9 ~7 W" \) G4 d% [, U5 N1 Q+ Z: H
m( A7 d: Z+ G5 ?5 x
但是好像默认的就是always,也没出现以上说的问题么?
1 b/ D& u! r7 H2 ^. k X
欢迎光临 EDA365电子工程师网 (http://bbs.elecnest.cn/)
Powered by Discuz! X3.2