EDA365电子工程师网
标题:
从PCB里面提取元件后使用这个库导入网络。出现以下错什么原因
[打印本页]
作者:
chen123guoyun
时间:
2010-10-11 15:59
标题:
从PCB里面提取元件后使用这个库导入网络。出现以下错什么原因
due to Unable to load Flash symbol 72.
, J! ]7 J/ j4 l+ H, `7 Q
#4 WARNING(304) Device/Symbol check warning detected.
) G9 E! y% p: n- o
Symbol 'HH_LGA_12P_20_118X118' for device 'BMA150_HH_LGA_12P_20_118X118_IC' not found in PSMPATH or must be "dbdoctor"ed.
* r2 w, e) p( k+ l5 I; J* m
#5 WARNING(304) Device/Symbol check warning detected.
7 F2 h& o/ F$ h5 x! F
Symbol 'SOIC_44P_31_729X463' for device 'IS61LV51216_10TLI_SOIC_44P_31_7' not found in PSMPATH or must be "dbdoctor"ed.
. H/ @; @- J* \# e
#6 WARNING(304) Device/Symbol check warning detected.
, S- u4 l/ K1 }; x
Symbol 'SOIC_8P_50_196X236' for device 'TPS5430DDA_SOIC_8P_50_196X236_I' has extra pin '9'.
, y; Y+ n& i' W5 s- Z0 _* S
#6 ERROR(305) Device/Symbol check error detected.
6 z4 @. a0 D) ]
Unable to load symbol 'HH_USB_1X5P_26_4H_RA' for device 'MINI_USB_1X5P_4HOLD_SY_HH_USB_1': Couldn't find padstack: PAD36CIR36U
) u9 d8 A( I1 w% {/ G5 V$ h% u0 a
due to Unable to load Flash symbol 66.
. |3 @$ {9 p8 y' B# p6 C p
------ Library Paths ------
* z- a+ b9 U9 j# g/ ^1 K" z1 [
MODULEPATH = .
( [6 r4 @. P5 g: v q1 a
C:/Cadence/SPB_15.5/share/local/pcb/modules
7 _' [7 ?5 C4 u; k
E:\Work\FaChuProject\PVP\Component\
6 Q9 X! W2 j0 U) @1 t8 a4 P( d; q6 n; I
PSMPATH = .
7 l6 k y4 I5 z! T" r) h, E# }5 |
symbols
2 Y! j: k. @) c2 F/ x+ ]
..
# J9 }4 n/ w- P. f
../symbols
6 i! j5 L- y" i9 X
C:/Cadence/SPB_15.5/share/local/pcb/symbols
5 o! z9 E, @3 U7 W7 E; L# D
C:/Cadence/SPB_15.5/share/pcb/pcb_lib/symbols
0 o) {/ q- c2 t% T, K3 D
C:/Cadence/SPB_15.5/share/pcb/allegrolib/symbols
1 s# {" X! p# y( W, v
E:\Work\FaChuProject\PVP\Component\
& Y- D$ e: z |7 J8 V
PADPATH = .
( \/ g. ?, E e. @9 N0 h$ O% l Y
symbols
* e$ g$ v, b8 d8 l6 I
..
7 F N4 h8 o! z+ N
../symbols
# j3 E: d% s& r) z S Y
C:/Cadence/SPB_15.5/share/local/pcb/padstacks
) U. u( z* d2 k& m1 i* s
C:/Cadence/SPB_15.5/share/pcb/pcb_lib/symbols
9 } B5 \. s) S' J
C:/Cadence/SPB_15.5/share/pcb/allegrolib/symbols
' k) ]7 G- O; K7 f& T$ k: B. X
E:\Work\FaChuProject\PVP\Component\
, y1 o. V/ r! g1 t7 p) f
. }7 U7 [! C& l) g) N
------ Summary Statistics ------
! x3 Q s$ b, i4 G3 H
5 c5 Q, Y9 P2 C0 R% ^: q
#7 ERROR(102) Run stopped because errors were detected
$ P9 H; N0 ^( B+ C' a
netrev run on Oct 11 15:41:41 2010
$ y. E4 k* w& `6 x K% }0 Q
DESIGN NAME : 'MINI_PROJECTOR_V101_PRE_091225_0SWAP'
1 m0 t8 t( z @
PACKAGING ON Jun 17 2005 00:56:10
# x( J; [' t' V. B
COMPILE 'logic'
0 S& j, T* h6 \; O% g
CHECK_PIN_NAMES OFF
* g1 @. p& B' F- c2 X( {
CROSS_REFERENCE OFF
5 u2 {$ X! E4 |! q+ r# R. Q/ y
FEEDBACK OFF
) b, ?: y7 F+ F
INCREMENTAL OFF
$ h* L# @$ l9 ~3 {' P6 X; A
INTERFACE_TYPE PHYSICAL
5 ]& ^5 Q7 L3 @+ l
MAX_ERRORS 500
& c, s- L6 y& D- v) V
MERGE_MINIMUM 5
* g5 V0 y# J. j/ O3 y* x% x6 {' B" t
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
" J4 h( c4 l& ], C3 f
NET_NAME_LENGTH 24
% k y2 R: ?3 s, P" m, E) }
OVERSIGHTS ON
& x" A: G4 P" U* \
REPLACE_CHECK OFF
* M# |/ F+ H% ^" t
SINGLE_NODE_NETS ON
1 k5 x; Q# ?: z9 M
SPLIT_MINIMUM 0
+ j4 `. j- N% k2 p3 [ O
SUPPRESS 20
! G3 N# {) [4 t% L! S; G
WARNINGS ON
" O, b4 X: I Y, S. m; l0 ?; O
7 errors detected
1 b" E# g. m4 v3 z. E
No oversight detected
2 g* o! E9 x% ?$ r3 F" m5 e: [1 `
6 warnings detected
! I" K& V7 p2 X7 d
cpu time 0:01:40
: x0 _+ t& ^3 z' Q
elapsed time 0:00:01
' ~6 E% z4 {3 l; j0 j/ a; K
在线求教。
作者:
zrysnake
时间:
2010-10-11 16:02
提取元件后，库中必须包含该零件所对应的pad才行的，如果没有，需要自己建
作者:
cl3532
时间:
2010-10-11 17:12
'HH_LGA_12P_20_118X118' 'SOIC_44P_31_729X463'那几个封装没有psm文件，网表掉用的是封装的psm文件，没有是不行的；'SOIC_8P_50_196X236'这个封装pin数和SCH中的不一样，检查一下pin nomber；PAD36CIR36U这个pad没有，打开'HH_USB_1X5P_26_4H_RA.dra.'把那个pad保存一下就好了
作者:
zslic78
时间:
2010-10-12 11:14
好像是没有PAD导致的原因
欢迎光临 EDA365电子工程师网 (http://bbs.elecnest.cn/)
Powered by Discuz! X3.2