EDA365电子工程师网

标题: 关于晶振的问题 [打印本页]

作者: lfc1203    时间: 2015-9-24 17:56
标题: 关于晶振的问题
产品的晶振起振时间比较长,经过检查发现是并联的1M的电阻的问题。% S; t" A* D0 a) E/ M
把电阻去掉,就恢复正常。
. o. Y% d4 }( E! `8 m% [, n2 T这个电阻是为了稳定波形用的,怎么还会影响起振时间呢?6 q0 d4 K6 V$ x( u

作者: yujingfa    时间: 2015-9-24 18:53
Ic内部有了吧
作者: 中臣    时间: 2015-9-25 08:03
給大家分享一本 晶振方面的 葵花寶典~~~~~

晶体振荡器电路设计指南.pdf

562.92 KB, 下载次数: 269, 下载积分: 威望 -5


作者: 超級狗    时间: 2015-9-25 08:22
本帖最后由 超級狗 于 2015-9-25 13:35 编辑
( e5 z& Y. y8 z9 i
. P8 i& |( M. V7 |* N晶振電路緩起振Long Start-Up Time)問題,樓上兩位的意見都不錯。這篇肥死卡好Freescale)的技術文檔中,有較詳細的文字說明,之前貼過一次。
5 s: t" l: \  D$ w5 x. T& @- s  K, w) U/ |( `0 t
7 Insufficient Loop Gain* b( i. t3 Z/ d( d- \+ h
Just as overdriving the crystal can be a problem, insufficient drive can also be the source of many failures. For adequate loop gain, load capacitors must be sized correctly, and RB and RS values must be appropriate in the Pierce configuration. Load capacitance affects loop gain since the feedback voltage is obtained in both configurations from the voltage divider formed by C1 and the crystal, so it is very important to account for stray capacitance when
% K- P$ F- f" E( g+ ^calculating the value of C1 and C2. In the Pierce configuration, adding load capacitance will reduce loop gain in some cases. Resistors RB and RS also have an effect on loop gain in the Pierce configuration. Making RB bigger increases the loop gain, while reducing RB decreases it. In general, lower-frequency crystals require higher values for RB because their impedance is normally higher than that of high-frequency crystals. A typical value for RB is usually given in the microcontrollers' datasheet. Resistor RS has the opposite effect on loop gain, since loop gain is reduced when the resistor is increased and is increased when the resistor is reduced. To make sure that loop gain is sufficient, a potentiometer can be placed in series with the crystal. If loop gain is barely sufficient, increasing the resistance will soon prevent the oscillator from starting. The recommended procedure is to start with the potentiometer set at 0 Ω, then slowly increase the resistance. After each increment, power to the board should be removed and then restored. Eventually, the circuit will fail to start. When this happens, the total resistance (crystal + potentiometer) should be substantially larger than the worst-case resistance specified for the crystal. For example, for a good margin of safety, it would be nice to have the circuit oscillate with at least twice the maximum specified crystal resistance. The size of the potentiometer required for the test will increase as the crystal requency decreases (i.e., 1 kΩ for a 10 MHz crystal and 10 kΩ for a 32 kHz crystal). It is recommended that the previous test also be carried out at the highest temperature and lowest VDD at which the circuit is expected to operate, since loop gain in many oscillators tends to decrease as temperature increases and as VDD decreases.
1 K% M& s8 w1 ?' ^; X$ C9 @& @) V$ _& I6 E

) r; R6 _! h; [. a0 }. u+ }4 ~& d8 Long Start-Up Time9 D" `3 Y  m2 [5 l
A long start-up time is usually a more common problem with low-frequency crystals, since they tend to start much more slowly than high-frequency crystals. One of the causes of a long start-up time is weak loop gain, which was addressed in Section 7, “Insufficient Loop Gain”. Oscillator start-up times will also be affected by the rise time of the power supply. When the power supply has a sharp rise time, the crystal will experience an energy impulse that will usually make it start faster than it would using a power supply with a slow rise time.
4 ^4 O4 O+ a/ l* Q5 X7 U' E
作者: 超級狗    时间: 2015-9-25 08:31
晶振電路回饋Feeddback)電阻建議值- k# ?* G4 T5 {

! W* {' ~' r4 n會隨晶振頻率不同,而且有時候需要微調。二樓的說法是有可能,如果已經內建、外部再並一顆,會導致回饋Feeddback)電阻值下降,如果晶振電路又太敏感的話。
% J$ {% @, f" _! K3 q+ g- M* A: r9 b# U$ ?& E

Crystal Oscillator Feedback Resistance.jpg (53.48 KB, 下载次数: 0)

Crystal Oscillator Feedback Resistance.jpg

Pierce-Gate Crystal Oscillator.jpg (20.72 KB, 下载次数: 0)

Pierce-Gate Crystal Oscillator.jpg

作者: carol8688    时间: 2015-9-25 08:51
學習
作者: zlpkcnm    时间: 2015-9-25 09:36
我都是预留这个电阻,调试结果为准。于IC内部有关
作者: fsb2015    时间: 2015-9-26 10:31
有道理
作者: 风中学子    时间: 2015-9-28 10:59
学习
作者: myeda_365    时间: 2015-9-28 17:55
中臣 发表于 2015-9-25 08:03
& a( h. Z3 M* V/ V$ A4 V; t給大家分享一本 晶振方面的 葵花寶典~~~~~
6 A- ^' v& m& ^+ @+ x2 i2 x
这个文档之前看过狗版主还是谁贴过,确实不错。看完就全懂啦& ]; r: P" B+ ~; ~) k, {9 }' {

作者: pex857617729    时间: 2015-9-28 19:28
很经典,谢谢讲解。。。。。。
作者: 硬件小白    时间: 2015-9-28 20:36
于IC内部结构有关,增益余量也要大于10
作者: lize314    时间: 2015-9-29 15:22
学习学习
作者: cedzbj    时间: 2015-9-29 22:41
超級狗 发表于 2015-9-25 08:22
. F% ]$ z9 f9 s2 O! w  X晶振電路緩起振(Long Start-Up Time)問題,樓上兩位的意見都不錯。這篇肥死卡好(Freescale)的技術文檔 ...
$ y. R( ?; [3 c3 L9 i
你是硬件神仙!- l( ~2 T$ n) i$ n8 \) j  ?

作者: IterSu    时间: 2015-10-19 16:09
中臣 发表于 2015-9-25 08:03. d6 q  J( Y5 A( y2 `
給大家分享一本 晶振方面的 葵花寶典~~~~~
5 u3 t$ K% Q1 p/ A- Z
       这个资料绝对要顶一下!  h" P1 @0 I2 u

作者: LX0105    时间: 2015-11-2 16:11
感谢分享!
作者: 终南孤魂    时间: 2015-11-16 23:21
长知识




欢迎光临 EDA365电子工程师网 (http://bbs.elecnest.cn/) Powered by Discuz! X3.2